{"payload":{"header_redesign_enabled":false,"results":[{"id":"296382149","archived":false,"color":"#b2b7f8","followers":119,"has_funding_file":false,"hl_name":"pnnl/OpenCGRA","hl_trunc_description":"OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":296382149,"name":"OpenCGRA","owner_id":10872965,"owner_login":"pnnl","updated_at":"2023-03-02T02:08:05.139Z","has_issues":true}},"sponsorable":false,"topics":["open-source-hardware","opencgra"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apnnl%252FOpenCGRA%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/pnnl/OpenCGRA/star":{"post":"lPAcbAtB6_W5H_SCbK1bsIoPynQauYRm_l9rlgazIFhjwxXvji3zkyEUI_8q7G0MS7v1A9HQWbzQKM-KbrXv3w"},"/pnnl/OpenCGRA/unstar":{"post":"uSS9fw6BUn_e2Ca_nj_ihH4ABFZed6Kz907QPmD7e4s2R6Igw6Xql5uHq6aLunJrTXsPdf3UXFD4WTK0MVT67g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"d0Ixgm-PNMzUcje3r1FE-fEHaDrXTB-4Df9mrRIWFgZVBZvI2s2G3H3F4j47_HaIotBLioMxLqEaxJHjVHD9FA"}}},"title":"Repository search results"}