{"payload":{"header_redesign_enabled":false,"results":[{"id":"11057700","archived":false,"color":"#adb2cb","followers":410,"has_funding_file":false,"hl_name":"parallella/parallella-hw","hl_trunc_description":"Parallella board design files","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":11057700,"name":"parallella-hw","owner_id":2919930,"owner_login":"parallella","updated_at":"2022-02-12T12:31:32.906Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":86,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aparallella%252Fparallella-hw%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/parallella/parallella-hw/star":{"post":"UDzsHClNGmi9HJCYqsJgTzfL6QFbDU33LI6BwdHrv5-9JDjzU2e-9C4yaTqOYkgNClqWPaMWgqbmc1EAjFreeA"},"/parallella/parallella-hw/unstar":{"post":"P9dk08RCju0IVIOrf5bupuXCcACEq4GFlXZPjtY4DHE7MR72eOf1dukldFRWL7zxajM9whBi1JAHT1UGmwzMmA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"aKI___o37UyEZ0Zhcq9Lnb_j1-82S-fDdihB0cBe7ro_oDAY5v9KO4IV6Q4Uj-bM_TRKzOQim8_I2RyPThA95A"}}},"title":"Repository search results"}