{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"lakeroad-evaluation","owner":"uwsampl","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":4,"issueCount":38,"starsCount":4,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-28T21:46:15.695Z"}},{"type":"Public","name":"skywater-pdk-libs-sky130_fd_sc_hd","owner":"uwsampl","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":29,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-24T22:42:21.448Z"}},{"type":"Public","name":"verilator-unisims","owner":"uwsampl","isFork":true,"description":"This is mainly a simulation library of xilinx primitives that are verilator compatible.","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":12,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-19T20:19:37.630Z"}},{"type":"Public","name":"SOFA","owner":"uwsampl","isFork":true,"description":"SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":26,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-02T05:11:02.254Z"}}],"repositoryCount":4,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}