{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"ps2_ascii","owner":"smartfoxdata","isFork":false,"description":"Verilog code for converting PS/2 keyboard serial data to ascii","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-06-15T04:10:44.488Z"}},{"type":"Public","name":"uvm_starter","owner":"smartfoxdata","isFork":false,"description":"uvm_starter is a simple template for starting uvm projects","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":10,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-05-23T02:02:25.776Z"}},{"type":"Public","name":"aes128","owner":"smartfoxdata","isFork":false,"description":"The aes128 is a SystemVerilog implementation of the AES algorithm with 128-bit key","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-05-22T03:09:53.645Z"}},{"type":"Public","name":"uvm_axi","owner":"smartfoxdata","isFork":false,"description":"uvm_axi is a uvm package for modeling and verifying AXI protocol","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":15,"forksCount":4,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-05-22T02:29:25.765Z"}},{"type":"Public","name":"axi4lite_gpio","owner":"smartfoxdata","isFork":false,"description":"General purpose IO port with AXI4-Lite interface","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-05-13T05:06:06.520Z"}},{"type":"Public","name":"uvm_axi4lite","owner":"smartfoxdata","isFork":false,"description":"uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":14,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-05-11T01:46:58.302Z"}},{"type":"Public","name":"uvm_apb","owner":"smartfoxdata","isFork":false,"description":"uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":19,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-05-04T03:50:26.418Z"}}],"repositoryCount":7,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"mirror","text":"Mirrors"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}