{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"LimeSDR-Mini-v2_GW","owner":"myriadrf","isFork":false,"description":"LimeSDR Mini v2 gateware project","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":20,"forksCount":5,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-14T08:01:52.518Z"}},{"type":"Public","name":"xtrx-fpga-source","owner":"myriadrf","isFork":false,"description":"The source code for the XTRX FPGA image","topicNames":["fpga","sdr","pcie"],"topicsNotShown":0,"allTopics":["fpga","sdr","pcie"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":15,"forksCount":7,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-19T17:40:34.206Z"}},{"type":"Public","name":"LimeSDR-PCIe_GW","owner":"myriadrf","isFork":false,"description":"Altera Cyclone IV FPGA project for the PCIe LimeSDR board ","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":32,"forksCount":24,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-03T15:43:31.323Z"}},{"type":"Public","name":"LimeSDR-Mini_GW","owner":"myriadrf","isFork":false,"description":"LimeSDR-Mini board FPGA project","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":55,"forksCount":40,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-27T13:43:30.516Z"}},{"type":"Public","name":"LimeSDR-USB_GW","owner":"myriadrf","isFork":false,"description":"Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":1,"starsCount":93,"forksCount":62,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-08-02T18:27:15.247Z"}},{"type":"Public","name":"Lime-GPSDO_GW","owner":"myriadrf","isFork":false,"description":"Lime-GPSDO MAX10 Gateware","topicNames":[],"topicsNotShown":0,"allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-05-03T09:10:38.085Z"}}],"repositoryCount":6,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}