{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"lxp32.github.io","owner":"lxp32","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-09-06T18:21:08.179Z"}},{"type":"Public","name":"lxp32-cpu","owner":"lxp32","isFork":false,"description":"A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set","allTopics":["vhdl","risc","wishbone","soft-core","risc-processor","wishbone-bus","risc-cpu","cpu","fpga","assembly","assembler"],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":0,"starsCount":56,"forksCount":13,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-08-28T17:15:10.298Z"}}],"repositoryCount":2,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}