{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"OpenFPGA","owner":"lnis-uofu","isFork":false,"description":"An Open-source FPGA IP Generator","allTopics":["fpga","fpga-soc"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":9,"issueCount":100,"starsCount":754,"forksCount":150,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-29T21:36:58.853Z"}},{"type":"Public","name":"LLM-MFDA-Netlist-","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-08T16:21:03.863Z"}},{"type":"Public","name":"FPGA_Secured_Bitstream","owner":"lnis-uofu","isFork":false,"description":"eFGPA IP to decode on-the-fly an encrypted bitstream for different configuration protocol","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":4,"forksCount":2,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-20T00:53:32.989Z"}},{"type":"Public","name":"embedded-systems-template","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-16T17:43:54.980Z"}},{"type":"Public","name":"testchip_4t1r","owner":"lnis-uofu","isFork":false,"description":"RRAM testchip designed to evaluate 4t1r configuration. Official submission repository for google MPW4 tapeout program.","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":3,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-11T00:02:25.269Z"}},{"type":"Public","name":"ECE_5710_6710_lab6","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-19T00:43:06.025Z"}},{"type":"Public","name":"ECE_6710_5710_Project_Template","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-18T21:21:09.587Z"}},{"type":"Public","name":"ECE_5710_6710_F23","owner":"lnis-uofu","isFork":false,"description":"University of Utah ECE 6710/5710 Lab Material","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-16T22:23:55.227Z"}},{"type":"Public","name":"ASOracle","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Racket","color":"#3c5caa"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-04T17:25:56.693Z"}},{"type":"Public","name":"FPGA_Benchmark_Suite","owner":"lnis-uofu","isFork":false,"description":"Modern industrial benchmark suite to evaluate FPGA architecture performance, tool performance, and enable FPGA architecture exploration.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-08-03T22:20:51.930Z"}},{"type":"Public","name":"OpenFPGA_tutorials","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-11T19:45:29.608Z"}},{"type":"Public","name":"GF12_template","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-05T22:55:18.448Z"}},{"type":"Public","name":"ChemAirUFPGA","owner":"lnis-uofu","isFork":false,"description":"The code for the FPGA on the chem AirU","allTopics":[],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-30T17:01:24.286Z"}},{"type":"Public","name":"SOFA","owner":"lnis-uofu","isFork":false,"description":"SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":12,"starsCount":127,"forksCount":26,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-03-17T16:23:13.092Z"}},{"type":"Public","name":"LSOracle-Plugin-packaging","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T16:55:36.935Z"}},{"type":"Public","name":"Caravel-SOFA-CHD","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":3,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T15:03:12.130Z"}},{"type":"Public","name":"Caravel-QLSOFA-HD","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T14:32:52.737Z"}},{"type":"Public","name":"Caravel-SOFA-HD","owner":"lnis-uofu","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":134,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T13:04:17.815Z"}},{"type":"Public","name":"ML-Mapper","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":2,"starsCount":7,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T09:40:06.831Z"}},{"type":"Public","name":"Caravel-QLAP3","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T08:59:50.850Z"}},{"type":"Public","name":"JPEG_LS","owner":"lnis-uofu","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":20,"forksCount":6,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T08:52:05.566Z"}},{"type":"Public","name":"rn-air-monitor","owner":"lnis-uofu","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"JavaScript","color":"#f1e05a"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T08:16:45.665Z"}},{"type":"Public","name":"airu-v2-wearable","owner":"lnis-uofu","isFork":true,"description":"Wearable version of AirU version 2","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T08:10:52.867Z"}},{"type":"Public","name":"vtr-verilog-to-routing","owner":"lnis-uofu","isFork":true,"description":"Verilog to Routing -- Open Source CAD Flow for FPGA Research","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":375,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T08:07:56.663Z"}},{"type":"Public","name":"WeatherStation","owner":"lnis-uofu","isFork":false,"description":"Personal Bluetooth Weather Station utilizing the ESP32 MCU","allTopics":[],"primaryLanguage":{"name":"Swift","color":"#F05138"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T02:01:40.599Z"}},{"type":"Public","name":"CMOS_RRAM_Addon","owner":"lnis-uofu","isFork":false,"description":"A design kit add-on for hybrid CMOS-RRAM full-custom exploration. This add-on can be used with any commercial CMOS design kits. ","allTopics":[],"primaryLanguage":{"name":"HCL","color":"#844FBA"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":5,"license":"GNU Lesser General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-31T01:53:40.539Z"}},{"type":"Public","name":"MPack","owner":"lnis-uofu","isFork":false,"description":"A packing tool to handle matrix-based FPGAs (MClusters) organization.","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"GNU Lesser General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-30T14:33:41.318Z"}},{"type":"Public","name":"MemoryCharacterizationSystem","owner":"lnis-uofu","isFork":false,"description":"An FPGA-based low-cost RRAM test system. ","allTopics":[],"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":2,"license":"GNU Lesser General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-30T11:46:36.294Z"}},{"type":"Public","name":"TIGFET-BCB","owner":"lnis-uofu","isFork":false,"description":"A system-level evaluation of TIGFETs using the BCB3.0 methodology from Intel.","allTopics":[],"primaryLanguage":{"name":"MATLAB","color":"#e16737"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-21T05:48:15.472Z"}},{"type":"Public","name":"LSOracle","owner":"lnis-uofu","isFork":false,"description":"IDEA project source files ","allTopics":["logic-synthesis"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":3,"issueCount":12,"starsCount":87,"forksCount":41,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-19T13:26:49.675Z"}}],"repositoryCount":58,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}