{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"hdmi","owner":"hdl-util","isFork":false,"description":"Send video/audio over HDMI on an FPGA","allTopics":["video","intel","vivado","altera","systemverilog","quartus","hdlmake","audio","fpga","xilinx","hdmi","dvi"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":2,"issueCount":11,"starsCount":1033,"forksCount":107,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-03T21:20:10.758Z"}},{"type":"Public","name":"hdmi-demo","owner":"hdl-util","isFork":false,"description":"Demo of hdmi on at 720p with VGA-compatible text mode and sound","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":3,"starsCount":24,"forksCount":8,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-27T11:13:30.552Z"}},{"type":"Public","name":"mipi-demo","owner":"hdl-util","isFork":false,"description":"MIPI CSI-2 + MIPI CCS Demo","allTopics":["mipi-camera","mipi","mipi-csi-receiver","mipi-ccs"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":3,"starsCount":62,"forksCount":21,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-05-27T13:19:41.346Z"}},{"type":"Public","name":"unipolar-rz","owner":"hdl-util","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-07T22:25:07.195Z"}},{"type":"Public","name":"sdram-controller","owner":"hdl-util","isFork":false,"description":"Generic FPGA SDRAM controller, originally made for AS4C4M16SA","allTopics":["fpga","controller","systemverilog","dram","quartus","sdram","as4c4m16sa"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":77,"forksCount":10,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-09-07T03:09:41.139Z"}},{"type":"Public","name":"image-processing","owner":"hdl-util","isFork":false,"description":"SystemVerilog code for image processing tasks like demosaicing","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":9,"forksCount":3,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-28T03:40:36.430Z"}},{"type":"Public","name":"rand","owner":"hdl-util","isFork":false,"description":"Random number generators such as LFSRs, LHCAs","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-27T22:23:30.750Z"}},{"type":"Public","name":"clock-domain-crossing","owner":"hdl-util","isFork":false,"description":"Utilities for clock-domain crossing with an FPGA","allTopics":["fpga","verilog","systemverilog","clock-synchronization","clock-domain-crossing","clock-domains"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-27T22:23:05.469Z"}},{"type":"Public","name":"gray-code","owner":"hdl-util","isFork":false,"description":"Generate a gray code of arbitrary width in SystemVerilog","allTopics":["fpga","code","coding","systemverilog","gray","gray-code","graycode"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":2,"forksCount":1,"license":"Other","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-27T22:22:32.730Z"}},{"type":"Public","name":"mipi-csi-2","owner":"hdl-util","isFork":false,"description":"Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":60,"forksCount":14,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-22T23:27:30.754Z"}},{"type":"Public","name":"mipi-ccs","owner":"hdl-util","isFork":false,"description":"Control a MIPI Camera over I2C","allTopics":["fpga","camera","i2c","mipi","imx219","ov5647","mipi-ccs"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":21,"forksCount":4,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-21T03:09:11.844Z"}},{"type":"Public","name":"i2c","owner":"hdl-util","isFork":false,"description":"Fully featured implementation of Inter-IC (I2C) bus master for FPGAs","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":18,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-17T22:14:01.809Z"}},{"type":"Public","name":"sound","owner":"hdl-util","isFork":false,"description":"Various sound waves and audio mixing capabilities","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":6,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-17T22:12:29.840Z"}},{"type":"Public","name":"vga-text-mode","owner":"hdl-util","isFork":false,"description":"VGA-compatible text mode functionality","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-05-16T06:46:55.731Z"}},{"type":"Public","name":"i2c-demo","owner":"hdl-util","isFork":false,"description":"Demo of i2c","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-21T14:34:07.734Z"}}],"repositoryCount":15,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}