{"payload":{"pageCount":7,"repositories":[{"type":"Public","name":"openlane2","owner":"efabless","isFork":false,"description":"The next generation of OpenLane, rewritten from scratch with a modular architecture","allTopics":["flow","asic","eda","verilog","vlsi","pnr","silicon","lvs","flows","sta","gdsii","drc","pdk","openroad","openlane","sky130","gf180mcu","rtl-to-gds"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":5,"issueCount":31,"starsCount":156,"forksCount":27,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-04T13:35:33.672Z"}},{"type":"Public","name":"openlane2-step-unit-tests","owner":"efabless","isFork":false,"description":"Step-specific Unit Tests for OpenLane 2.0.0+","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":3,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,6,2,3,1,2,1,0,1,2,2,2,0,0,1,2,1,1,0,2,1,0,0,0,1,1,0,0,1,0,1,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-04T13:32:52.165Z"}},{"type":"Public","name":"cace","owner":"efabless","isFork":false,"description":"Circuit Automatic Characterization Engine","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":3,"issueCount":12,"starsCount":24,"forksCount":6,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,52,53,13,3,13,10,4,6,0,0,5,9,7],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-04T09:59:05.150Z"}},{"type":"Public","name":"cace-action","owner":"efabless","isFork":false,"description":"GitHub composite action for CACE","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-04T08:19:30.934Z"}},{"type":"Public template","name":"caravel_user_project","owner":"efabless","isFork":false,"description":"<a href=\"https://caravel-user-project.readthedocs.io\" rel=\"nofollow\">https://caravel-user-project.readthedocs.io</a>","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":33,"issueCount":81,"starsCount":170,"forksCount":324,"license":"Apache License 2.0","participation":[5,9,13,0,2,8,4,7,1,2,4,0,2,2,2,8,0,1,2,4,1,2,12,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,6],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-04T03:37:21.340Z"}},{"type":"Public","name":"nix-eda","owner":"efabless","isFork":false,"description":"Nix derivations for EDA tools","allTopics":["nix","eda","electronic-design-automation","nix-flake"],"primaryLanguage":{"name":"Nix","color":"#7e7eff"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-03T09:00:57.822Z"}},{"type":"Public","name":"sky130_ak_ip__cmos_vref","owner":"efabless","isFork":true,"description":"All-CMOS voltage reference based on NMOS threshold voltage temperature compensation","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,31,45,5,0,13,2,0,0,0,5,7,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T21:06:10.392Z"}},{"type":"Public","name":"openlane-metrics","owner":"efabless","isFork":false,"description":"Repository to store metric results for OpenLane 2.0.0+","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T17:06:25.287Z"}},{"type":"Public","name":"sky130_hcmus_ip__instramp","owner":"efabless","isFork":true,"description":"Chipalooza challenge instrumentation amplifier","allTopics":[],"primaryLanguage":{"name":"PLSQL","color":"#dad8d8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T17:04:53.085Z"}},{"type":"Public","name":"sky130_am_ip__ldo_01v8","owner":"efabless","isFork":true,"description":"Low power 1.8 V LDO for the efabless chipalooza challenge","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T15:34:01.269Z"}},{"type":"Public","name":"openlane2-ci-designs","owner":"efabless","isFork":false,"description":"Continuous Integration Designs for OpenLane 2.0.0 or higher","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T14:15:57.477Z"}},{"type":"Public","name":"central_CI","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":null,"pullRequestCount":5,"issueCount":1,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-02T00:16:58.228Z"}},{"type":"Public template","name":"caravel_user_project_ol2","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":0,"starsCount":1,"forksCount":324,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T16:02:17.918Z"}},{"type":"Public","name":"EF_SRAM_1024x32","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":1,"starsCount":3,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T09:49:32.987Z"}},{"type":"Public","name":"OpenLane","owner":"efabless","isFork":true,"description":"This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":4,"issueCount":0,"starsCount":137,"forksCount":362,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T06:54:55.793Z"}},{"type":"Public","name":"sky130_icrg_ip__ulpcomp","owner":"efabless","isFork":true,"description":"Participating IP: ULP Comparator. Designed as part of Efabless latest Caravel design.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,17,15,0,2,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-01T01:02:52.708Z"}},{"type":"Public","name":"clear","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":12,"starsCount":32,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T17:00:06.418Z"}},{"type":"Public template","name":"caravel_user_project_analog","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":5,"issueCount":14,"starsCount":39,"forksCount":90,"license":"Apache License 2.0","participation":[0,3,0,0,0,0,0,0,0,1,3,4,0,3,0,0,0,0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,0,1,0,0,0,0,0,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T15:49:52.588Z"}},{"type":"Public","name":"timing-scripts","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":2,"starsCount":0,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T21:51:57.878Z"}},{"type":"Public","name":"mpw_precheck","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":7,"issueCount":48,"starsCount":34,"forksCount":26,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T21:51:56.428Z"}},{"type":"Public","name":"caravel_mgmt_soc_litex","owner":"efabless","isFork":false,"description":"<a href=\"https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/\" rel=\"nofollow\">https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/</a>","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":13,"issueCount":25,"starsCount":25,"forksCount":15,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T21:51:52.265Z"}},{"type":"Public","name":"caravel-lite","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":4,"issueCount":4,"starsCount":16,"forksCount":18,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T21:51:51.229Z"}},{"type":"Public","name":"caravel","owner":"efabless","isFork":false,"description":"Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.","allTopics":["magic","yosys","caravel","picorv32","openroad","vexriscv","openram","sky130"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":18,"issueCount":100,"starsCount":259,"forksCount":64,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T21:51:50.691Z"}},{"type":"Public","name":"chipcraft---mest-course","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"TL-Verilog","color":"#C40023"},"pullRequestCount":0,"issueCount":0,"starsCount":26,"forksCount":5,"license":"Creative Commons Zero v1.0 Universal","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T17:08:04.144Z"}},{"type":"Public","name":"EF_QSPI_XIP_CTRL","owner":"efabless","isFork":false,"description":"A QSPI XiP Flash Controller with a Direct Mapped Cache","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T13:28:55.952Z"}},{"type":"Public","name":"ipm","owner":"efabless","isFork":false,"description":"Open-source IPs Package Manager (IPM)","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":5,"starsCount":10,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-30T13:18:21.129Z"}},{"type":"Public","name":"caravel_user_sram","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":6,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,20,2,1,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-29T14:21:54.587Z"}},{"type":"Public","name":"EF_PIN_MUX","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,13,2,0,0,0,0,0,0,6,2,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2,2],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-29T11:47:06.026Z"}},{"type":"Public","name":"sky130_sram_macros","owner":"efabless","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"SourcePawn","color":"#f69e1d"},"pullRequestCount":0,"issueCount":1,"starsCount":4,"forksCount":8,"license":"Apache License 2.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T14:07:22.718Z"}},{"type":"Public","name":"EF_TMR32","owner":"efabless","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-27T10:56:57.813Z"}}],"repositoryCount":194,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}