{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"OpenROAD-flow-scripts","owner":"antmicro","isFork":true,"description":"OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at <a href=\"https://openroad-flow-scripts.readthedocs.io/en/latest/\" rel=\"nofollow\">https://openroad-flow-scripts.readthedocs.io/en/latest/</a>","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":265,"license":"Other","participation":[31,64,65,32,35,36,67,7,19,55,79,40,64,46,57,22,42,19,10,37,28,23,43,25,13,27,38,17,25,27,20,26,33,16,11,27,26,20,6,14,21,19,25,20,45,45,20,33,15,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-26T13:23:37.045Z"}},{"type":"Public","name":"fomu-workshop","owner":"antmicro","isFork":true,"description":"Support files for participating in a Fomu workshop","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":6,"issueCount":0,"starsCount":0,"forksCount":63,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-17T19:03:50.238Z"}},{"type":"Public","name":"OpenROAD","owner":"antmicro","isFork":true,"description":"OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at <a href=\"https://openroad.readthedocs.io/en/latest/\" rel=\"nofollow\">https://openroad.readthedocs.io/en/latest/</a>","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":472,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-19T09:55:55.033Z"}},{"type":"Public","name":"yosys-f4pga-plugins","owner":"antmicro","isFork":true,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":46,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-15T17:33:26.895Z"}},{"type":"Public","name":"f4pga-examples","owner":"antmicro","isFork":true,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":4,"issueCount":0,"starsCount":12,"forksCount":77,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-09-04T20:59:51.052Z"}},{"type":"Public","name":"caravel_mgmt_soc_litex","owner":"antmicro","isFork":true,"description":"<a href=\"https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/\" rel=\"nofollow\">https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/</a>","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":15,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-03T12:52:34.398Z"}},{"type":"Public","name":"caravel-lite","owner":"antmicro","isFork":true,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":18,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-02T12:21:09.055Z"}},{"type":"Public","name":"fpga-interchange-tests","owner":"antmicro","isFork":true,"description":"Repository to run extensive tests on the FPGA interchange format","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":9,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-11T09:38:52.946Z"}},{"type":"Public","name":"CFU-Playground","owner":"antmicro","isFork":true,"description":"Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":0,"starsCount":1,"forksCount":118,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-02T15:16:26.069Z"}},{"type":"Public","name":"caravel","owner":"antmicro","isFork":true,"description":"Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":65,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-07T14:36:41.531Z"}},{"type":"Public","name":"alkali-csd-hw","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":1,"starsCount":6,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-24T13:37:08.483Z"}},{"type":"Public","name":"video-overlays","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":8,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-06-28T12:31:39.912Z"}},{"type":"Public","name":"nvme-verilog-pcie","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":32,"forksCount":13,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-06-27T06:45:06.006Z"}},{"type":"Public","name":"pythondata-cpu-serv","owner":"antmicro","isFork":true,"description":"Python module containing verilog files for serv cpu (for use with LiteX).","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-05T19:41:50.215Z"}},{"type":"Public","name":"openlane","owner":"antmicro","isFork":true,"description":"OpenLANE is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen, Fault and custom methodology scripts for design exploration and optimization.","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":353,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-09-30T09:55:06.892Z"}},{"type":"Public","name":"symbiflow-examples-bot","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":261,"issueCount":0,"starsCount":0,"forksCount":0,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-07-13T03:18:17.084Z"}},{"type":"Public","name":"nextpnr-tests","owner":"antmicro","isFork":true,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":4,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-10T10:06:25.100Z"}},{"type":"Public","name":"yosys-SpDE-flow","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-05-03T08:50:12.393Z"}},{"type":"Public","name":"openssd-nvme","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":11,"forksCount":7,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-03-10T20:05:55.938Z"}},{"type":"Public","name":"SOFA","owner":"antmicro","isFork":true,"description":"SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":26,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-08T09:42:33.027Z"}},{"type":"Public","name":"caravel_aes","owner":"antmicro","isFork":true,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":134,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-01T21:29:18.532Z"}},{"type":"Public","name":"litex-on-profpga-systems","owner":"antmicro","isFork":true,"description":"Experiment with LiteX on proFPGA systems","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-12-10T13:13:37.311Z"}},{"type":"Public","name":"mmcm-drp","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-08-17T10:58:32.739Z"}},{"type":"Public","name":"fastvdma-verilog-axi-in-axis-out","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-08-13T10:41:25.917Z"}},{"type":"Public","name":"avalanche","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-24T19:47:06.407Z"}},{"type":"Public","name":"litex-ip-cores","owner":"antmicro","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-03-28T09:31:00.394Z"}},{"type":"Public","name":"turbo8051","owner":"antmicro","isFork":true,"description":"turbo 8051","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":15,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-01-15T13:44:07.409Z"}},{"type":"Public","name":"picorv32","owner":"antmicro","isFork":true,"description":"PicoRV32 - A Size-Optimized RISC-V CPU","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":704,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-11-14T12:49:29.425Z"}},{"type":"Public","name":"usb1_device","owner":"antmicro","isFork":true,"description":"USB 1.1 Device IP Core","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":10,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-09-27T13:30:21.920Z"}},{"type":"Public","name":"ivtest","owner":"antmicro","isFork":true,"description":"Regression test suite for Icarus Verilog.","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":51,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-11T11:27:47.577Z"}}],"repositoryCount":30,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"mirror","text":"Mirrors"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}