{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"icestick-lpc-tpm-sniffer","owner":"SySS-Research","isFork":false,"description":"FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit","topicNames":["security","fpga","attack","tool","sniffer","security-vulnerability","sniffing","it-security","ice40","icestick"],"topicsNotShown":2,"allTopics":["security","fpga","attack","tool","sniffer","security-vulnerability","sniffing","it-security","ice40","icestick","security-tools","lpc"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":6,"starsCount":74,"forksCount":20,"license":"GNU General Public License v3.0","participation":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-01-05T18:01:39.150Z"}},{"type":"Public","name":"icebreaker-glitcher","owner":"SySS-Research","isFork":false,"description":"Simple voltage glitcher implementation for the iCEBreaker FPGA board","topicNames":["security","fpga","tool","security-vulnerability","it-security","ice40","security-tools","glitching","icebreaker","ice40up5k"],"topicsNotShown":0,"allTopics":["security","fpga","tool","security-vulnerability","it-security","ice40","security-tools","glitching","icebreaker","ice40up5k"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":4,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-03-02T07:42:42.368Z"}},{"type":"Public","name":"icestick-glitcher","owner":"SySS-Research","isFork":false,"description":"Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit","topicNames":["fpga","tool","security-vulnerability","it-security","ice40","icestick","security-tools","glitching","ice40hx1k"],"topicsNotShown":0,"allTopics":["fpga","tool","security-vulnerability","it-security","ice40","icestick","security-tools","glitching","ice40hx1k"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":53,"forksCount":11,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-01-30T09:45:54.997Z"}}],"repositoryCount":3,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}