{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"yosys","owner":"RoaLogic","isFork":true,"description":"Yosys Open SYnthesis Suite","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":852,"license":"ISC License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-31T15:58:43.243Z"}},{"type":"Public","name":"rv_soc","owner":"RoaLogic","isFork":false,"description":"Roa Logic RISC-V SoC","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-21T20:21:17.827Z"}},{"type":"Public","name":"ahb3lite_sdram_ctrl","owner":"RoaLogic","isFork":false,"description":"AHB3 Lite SDRAM Controller","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-21T20:21:08.018Z"}},{"type":"Public","name":"apb4_uart16550","owner":"RoaLogic","isFork":false,"description":"16550 UART with APB4 Interface","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":1,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-14T23:01:32.103Z"}},{"type":"Public","name":"ahb3lite_interconnect","owner":"RoaLogic","isFork":false,"description":"AHB3-Lite Interconnect","allTopics":["switch","interconnect","amba","ahb3-lite"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":78,"forksCount":26,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T21:38:26.493Z"}},{"type":"Public","name":"adv_dbg_if","owner":"RoaLogic","isFork":false,"description":"Universal Advanced JTAG Debug Interface","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":16,"forksCount":11,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T03:23:33.700Z"}},{"type":"Public","name":"RV12","owner":"RoaLogic","isFork":false,"description":"RISC-V CPU Core","allTopics":["cpu","risc-v","32-bit","64bit"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":4,"starsCount":273,"forksCount":50,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T02:37:01.690Z"}},{"type":"Public","name":"apb_error","owner":"RoaLogic","isFork":false,"description":"APB module that always generates an error response","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T01:48:16.625Z"}},{"type":"Public","name":"ahb3lite_error","owner":"RoaLogic","isFork":false,"description":"AHB module that always generates an error response","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":1,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T01:47:55.527Z"}},{"type":"Public","name":"apb4_gpio","owner":"RoaLogic","isFork":false,"description":"General Purpose IO with APB4 interface","allTopics":["gpio","amba","apb"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":9,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T00:44:10.853Z"}},{"type":"Public","name":"ahb3lite_memory","owner":"RoaLogic","isFork":false,"description":"Multi-Technology RAM with AHB3Lite interface","allTopics":["amba","ahb3-lite","ahb3lite-memory"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":19,"forksCount":16,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T00:43:41.505Z"}},{"type":"Public","name":"apb4_mux","owner":"RoaLogic","isFork":false,"description":"APB4 Multiplexor","allTopics":["apb"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":13,"forksCount":5,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T00:39:40.294Z"}},{"type":"Public","name":"ahb3lite_apb_bridge","owner":"RoaLogic","isFork":false,"description":"Parameterised Asynchronous AHB3-Lite to APB4 Bridge.","allTopics":["amba","ahb3-lite","apb","apb-bridge"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":1,"issueCount":1,"starsCount":38,"forksCount":19,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T00:35:04.321Z"}},{"type":"Public","name":"ahb3lite_timer","owner":"RoaLogic","isFork":false,"description":"RISC-V compliant Timer IP","allTopics":["timer","risc-v","ahb3-lite"],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":12,"forksCount":7,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T00:32:28.911Z"}},{"type":"Public","name":"plic","owner":"RoaLogic","isFork":false,"description":"Platform Level Interrupt Controller","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":5,"starsCount":34,"forksCount":13,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-10T00:27:36.525Z"}},{"type":"Public","name":"universal_jtag_tap","owner":"RoaLogic","isFork":false,"description":"Universal JTAG TAP Controller","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":9,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-09T23:45:28.426Z"}},{"type":"Public","name":"Verilator-simulation","owner":"RoaLogic","isFork":false,"description":"Collection of C++ classes to create Verilator Testbenches","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-04T18:48:16.065Z"}},{"type":"Public","name":"ahb3lite_pkg","owner":"RoaLogic","isFork":false,"description":"Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":14,"forksCount":9,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-27T00:49:31.447Z"}},{"type":"Public","name":"memory","owner":"RoaLogic","isFork":false,"description":"Generic memory implementations","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":1,"starsCount":9,"forksCount":12,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-02-06T03:27:17.701Z"}},{"type":"Public","name":"rltheme","owner":"RoaLogic","isFork":false,"description":"Roa Logic Theme for GitHub Pages","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-29T13:04:38.201Z"}},{"type":"Public","name":"8b10b","owner":"RoaLogic","isFork":false,"description":"8b10b encoder/decoder","allTopics":[],"primaryLanguage":{"name":"Scilab","color":"#ca0f21"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-25T00:56:53.596Z"}},{"type":"Public","name":"Hamming-ECC","owner":"RoaLogic","isFork":false,"description":"Hamming ECC Encoder and Decoder to protect memories","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":21,"forksCount":20,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-24T16:27:39.316Z"}},{"type":"Public","name":"rv_c_demos","owner":"RoaLogic","isFork":false,"description":"C demo code to use with the rv_soc","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-06T15:47:15.672Z"}},{"type":"Public","name":"OpenOCD","owner":"RoaLogic","isFork":false,"description":"OpenOCD clone for porting RoaLogic Debuggers","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-12-01T08:08:13.604Z"}},{"type":"Public","name":"roalogic.github.io","owner":"RoaLogic","isFork":false,"description":"Roa Logic GitHub Pages Site (Top Level)","allTopics":["asic","fpga","riscv","ip","apb","roalogic","ahb"],"primaryLanguage":{"name":"SCSS","color":"#c6538c"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-11-20T07:28:35.478Z"}},{"type":"Public","name":"vi_systemverilog_syntax","owner":"RoaLogic","isFork":false,"description":"VIM Syntax file for SystemVerilog","allTopics":["syntax-highlighting","vim","systemverilog","vim-syntax","vi-systemverilog-syntax"],"primaryLanguage":{"name":"Vim Script","color":"#199f4b"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-08-16T09:20:40.504Z"}},{"type":"Public","name":"vga_lcd","owner":"RoaLogic","isFork":false,"description":"VGA LCD Core (OpenCores)","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":1,"starsCount":10,"forksCount":6,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-05-22T16:32:18.285Z"}},{"type":"Public","name":"riscv-isa-manual","owner":"RoaLogic","isFork":true,"description":"RISC-V Instruction Set Manual","allTopics":[],"primaryLanguage":{"name":"TeX","color":"#3D6117"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":585,"license":"Creative Commons Attribution 4.0 International","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-09-27T05:11:29.354Z"}},{"type":"Public","name":"riscv_gnu_eclipse","owner":"RoaLogic","isFork":false,"description":"Eclipse Plugin for RISC-V GNU Toolchain","allTopics":["risc-v","toolchain","eclipse","riscv-gnu-eclipse"],"primaryLanguage":{"name":"Java","color":"#b07219"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":4,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-06-27T09:32:09.712Z"}},{"type":"Public","name":"adv_jtag_bridge","owner":"RoaLogic","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":5,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2016-04-22T13:20:58.421Z"}}],"repositoryCount":30,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}