{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"NetFPGA-PLUS","owner":"NetFPGA","isFork":false,"description":"","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":4,"starsCount":43,"forksCount":22,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-07T23:26:04.716Z"}},{"type":"Public","name":"NetFPGA.github.io","owner":"NetFPGA","isFork":false,"description":"website","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"HTML","color":"#e34c26"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-11-24T00:53:14.515Z"}},{"type":"Public","name":"NRG-live","owner":"NetFPGA","isFork":false,"description":"NRG live repository","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-10-26T14:49:05.010Z"}},{"type":"Public","name":"NetFPGA-public","owner":"NetFPGA","isFork":false,"description":"NetFPGA public repository","topicNames":[],"topicsNotShown":0,"primaryLanguage":null,"pullRequestCount":0,"issueCount":6,"starsCount":173,"forksCount":127,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-07-01T14:51:21.013Z"}},{"type":"Public","name":"NetFPGA-1G-CML-live","owner":"NetFPGA","isFork":false,"description":"NetFPGA 1G CML Live development repository","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":16,"starsCount":10,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-06-23T20:49:00.947Z"}},{"type":"Public","name":"netfpga","owner":"NetFPGA","isFork":false,"description":"NetFPGA 1G infrastructure and gateware","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":5,"issueCount":11,"starsCount":360,"forksCount":145,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-04-11T18:31:44.094Z"}},{"type":"Public","name":"P4-NetFPGA-public","owner":"NetFPGA","isFork":false,"description":"P4-NetFPGA wiki","topicNames":[],"topicsNotShown":0,"primaryLanguage":null,"pullRequestCount":0,"issueCount":42,"starsCount":103,"forksCount":31,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-02-26T18:36:31.874Z"}},{"type":"Public","name":"OSNT-Public","owner":"NetFPGA","isFork":false,"description":"Public Wiki for OSNT","topicNames":[],"topicsNotShown":0,"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":55,"forksCount":20,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2017-03-23T17:02:52.733Z"}},{"type":"Public","name":"NetFPGA-SUME-public","owner":"NetFPGA","isFork":false,"description":"NetFPGA-SUME public repository","topicNames":[],"topicsNotShown":0,"primaryLanguage":null,"pullRequestCount":0,"issueCount":17,"starsCount":110,"forksCount":46,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2015-03-27T16:57:14.921Z"}}],"repositoryCount":9,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"mirror","text":"Mirrors"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}