{"payload":{"pageCount":1,"repositories":[{"type":"Public","name":"Pipelined-Mips-Processor-Using-Verilog","owner":"IEEE-NITK","isFork":false,"description":"Project repository for Executive project Piplined MIPS Processor using Verilog","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-23T04:18:54.465Z"}},{"type":"Public","name":"Build-A-GPU","owner":"IEEE-NITK","isFork":false,"description":"Building a simple 2D GPU with certain basic functions like line drawing, rectangular fill and draw, circle fill and draw and text. The GPU will have a single buffered 320x240 resolution drawing mode.","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-22T12:21:14.312Z"}},{"type":"Public","name":"Password-Cracker-On-FPGA","owner":"IEEE-NITK","isFork":false,"description":"This project aims to implement a password cracker on FPGA with Verilog HDL.","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":2,"issueCount":2,"starsCount":2,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-03T13:31:52.381Z"}},{"type":"Public","name":"RISC-V-SoC","owner":"IEEE-NITK","isFork":false,"description":"SoC project","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":2,"starsCount":1,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-03T11:13:36.466Z"}},{"type":"Public","name":"RDNA2-Compute-Unit","owner":"IEEE-NITK","isFork":false,"description":"This project aims to recreate the RDNA2 Compute Unit found in AMD's RX6000 series GPUs","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":3,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-25T15:49:47.770Z"}},{"type":"Public","name":"VLSI_design-of-RISC","owner":"IEEE-NITK","isFork":false,"description":"IEEE Executive project for the year 2021-2022","topicNames":[],"topicsNotShown":0,"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":7,"forksCount":2,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-11-22T07:30:16.703Z"}}],"repositoryCount":6,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"mirror","text":"Mirrors"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"Repositories"}