Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

some questions about "phase_offset" in module sync_short #82

Open
wwy9931154 opened this issue Nov 1, 2022 · 2 comments
Open

some questions about "phase_offset" in module sync_short #82

wwy9931154 opened this issue Nov 1, 2022 · 2 comments

Comments

@wwy9931154
Copy link

hello sir,
thank you for your amazing work.I would like to ask you some tips about the module “sync_short”. There is a output named “phase_offset”,Is this the frequency offset you calculated using a short training sequence(coarse estimation)? I read the comment and found that it seems to be approximated as an integer, what is its range? If I can understand this information, it will definitely be very helpful for my learning. Looking forward to your reply!

@JiaoXianjun
Copy link
Member

Yes it is frequency offset. Here you can find how we convert that phase_offset to real frequency offset:
https://github.com/open-sdr/openwifi/blob/0dc81d985e5862bcd08b56b692b53312fb4fce95/user_space/side_ch_ctl_src/side_info_display.py#L84

@wwy9931154
Copy link
Author

Thank you very much for your Python code!I am still understanding this code, it is a bit complicated to me. In fact, I am most concerned about the format and range of this Frequency Office in Verilog.I now think it is an integer. Did I understand it right? I saw you in the comment as an example of -8. May I wouder the largest and the smallest range of it? Of course, I will work hard to learn the code you provide, thank you very much for your help!

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants