Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Simulation encounters error #1805

Open
HxJi opened this issue Jul 25, 2023 · 4 comments
Open

Simulation encounters error #1805

HxJi opened this issue Jul 25, 2023 · 4 comments
Labels
bug Something isn't working FPGA

Comments

@HxJi
Copy link

HxJi commented Jul 25, 2023

Summary

I tried to run the vector_add example under DirectProgramming/C++SYCL. The emulation runs well and the simulation can be compiled successfully. However, the simulation failed to run.

Version

oneAPI Toolkit version: 2023.01
oneAPI Sample version: 5be94f

Environment

OS: Ubuntu 22.04
Quartus Prime Pro 22.4
Questa Starter 22.4

Steps to reproduce

cd oneAPI-samples/DirectProgramming/C++SYCL/DenseLinearAlgebra/vector-add/
mkdir build
cd build
cmake ..
make fpga_sim
CL_CONTEXT_MPSIM_DEVICE_INTELFPGA=1 ./vector-add-buffers.fpga_sim

Observed behavior

The simulation failed and returned the following message:

The simulation process encountered an error and has aborted.
Error: The simulator's process ended unexpectedly. Check oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/GettingStarted/fpga_compile/part4_dpcpp_lambda_buffers/src/vector_add_sim.fpga_sim.prj/transcript.log for details.
vector_add_sim.fpga_sim: src/hls_cosim_ipc_socket.cpp:249: void IPCSocketMaster::connect(): Assertion `0 && "IPCSocketMaster::connect() call to accept() failed"' failed.
Aborted (core dumped)

Expected behavior

The simulation runs well.

@HxJi HxJi added the bug Something isn't working label Jul 25, 2023
@jimmytwei
Copy link
Contributor

@yuguen-intel Any ideas?

@jimmytwei jimmytwei added the FPGA label Aug 12, 2023
@yuguen-intel
Copy link
Contributor

First time I'm seeing this issue, I'm sending the link to this issue to FPGA sim experts

@yuguen-intel
Copy link
Contributor

What is the content of the transcript.log file?

@HxJi
Copy link
Author

HxJi commented Aug 23, 2023

Thanks for getting back to me. I am updating Quartus to a newer version 23.2 and rerun the simulation. Will upload the log file when it is done.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
bug Something isn't working FPGA
Projects
None yet
Development

No branches or pull requests

3 participants