{"payload":{"header_redesign_enabled":false,"results":[{"id":"94525062","archived":false,"color":"#DAE1C2","followers":23,"has_funding_file":false,"hl_name":"myriadrf/LimeADPD","hl_trunc_description":"Lime Adaptive Digital Predistortion","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":94525062,"name":"LimeADPD","owner_id":5247819,"owner_login":"myriadrf","updated_at":"2023-12-07T12:04:15.785Z","has_issues":true}},"sponsorable":false,"topics":["dsp","wireless","sdr","lte","rf","dpd","amplifier","adpd"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":100,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amyriadrf%252FLimeADPD%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/myriadrf/LimeADPD/star":{"post":"7o8W73E9GODQmhEiyNGyJsxM9hTlnyeR4LmlmkBk1zfJsqrAxCt6JkvRFEGvSaxn8X73KQzAYGbUbBCLWIjdwA"},"/myriadrf/LimeADPD/unstar":{"post":"6bfmCVOzXKzeGxTvPlfChiXfF-jTl_ICG7THFXMk0QfFW_PtIArPr-lQXtTfXl4wne3gVcPb1pB7lWauPZXLtQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"kLGCop3XswW8Nbg45u9Tqe85ZcOpm6QgyO4aZPMN_O9_FicPZGWVhUwk2U0tm9o4-1sMG3-gDqoFnGKV_9wrTg"}}},"title":"Repository search results"}