Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add the option to disable the low voltage protection, use case with liion batteries #47

Open
JaKoB-FR opened this issue Feb 8, 2022 · 4 comments
Labels

Comments

@JaKoB-FR
Copy link

JaKoB-FR commented Feb 8, 2022

No description provided.

@JaKoB-FR JaKoB-FR added the feature request New feature request label Feb 8, 2022
@mathiasvr
Copy link
Owner

The efm8 should be able to run significantly below 3V. What voltage do you want to run? Could this be a problem with voltage dropping because of on inadequate capacitor when powering the ESC?

@JaKoB-FR
Copy link
Author

JaKoB-FR commented Feb 9, 2022

The efm8 should be able to run significantly below 3V. What voltage do you want to run? Could this be a problem with voltage dropping because of on inadequate capacitor when powering the ESC?

the esc stop starting at 5.9/5.8 V (on 2s liion which could run down to 2.5V per cells). I don't have extra capacitor on this build. This feature was common on fixed wing applications and lipo batteries when you want to have the rx and servos still running (5v) to control the glide for landing when battery is sagging. This low voltage protection can be disable on blheli32 configurator, I am wondering if it could be implemented in blue jay

@mathiasvr
Copy link
Owner

There is no low voltage protection in bluejay. What ESC are you sing? I think maybe it is cutting voltage due to a regulator or similar?

@damosvil
Copy link

damosvil commented Jun 7, 2022

I think that VDD supply monitor and reset source is enabled in the code below. The problem is that in order to be able to write in flash, supply monitor needs to be enabled. Maybe reset source can be disabled, but I don't know whether it could be advisable.

pgm_start:
....
orl VDM0CN, #080h ; Enable the VDD monitor
mov RSTSRC, #06h ; Set missing clock and VDD monitor as a reset source if not 1S capable
....

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

No branches or pull requests

3 participants