{"payload":{"header_redesign_enabled":false,"results":[{"id":"160004307","archived":false,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"mateuspinto/FPGA_Verilog_Ballot_Box-TP2-ISL-UFV","hl_trunc_description":"Hardware description of a complete Ballot Box made in Verilog with implementation in FPGA-Altera-DE-2-155, made in Verilog with Quartus P…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":160004307,"name":"FPGA_Verilog_Ballot_Box-TP2-ISL-UFV","owner_id":38180623,"owner_login":"mateuspinto","updated_at":"2019-04-25T13:48:11.409Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","verilog-hdl","fpga-firmware","altera-fpga","verilog-simulator","verilog-project","altera-de2"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Amateuspinto%252FFPGA_Verilog_Ballot_Box-TP2-ISL-UFV%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/mateuspinto/FPGA_Verilog_Ballot_Box-TP2-ISL-UFV/star":{"post":"0Con2hTdqKBRWcag2p2HNLmgPh_TGoV5bEdc0pHzVjiSNbdAMRhoTHusBf-n4Vd44dJSAryHv0GzCgoB8DJE1w"},"/mateuspinto/FPGA_Verilog_Ballot_Box-TP2-ISL-UFV/unstar":{"post":"64HUUQCdtIE45q-iI3BjBhm8YAjO4kVV57jcZAoMuVfbRg4iQm6daCo6LRzuhnFnMpvtLHgYf4Zb12jaDMkzEw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"u23DjyZcLcdN_dUEsje9KJjyUnZeSqHWFM0pP15AH5GzfjWbx1dwMToExDit4jX_x_BQmpek5uU-QR-4SzhmQA"}}},"title":"Repository search results"}