Skip to content

Latest commit

 

History

History
15 lines (11 loc) · 394 Bytes

README.md

File metadata and controls

15 lines (11 loc) · 394 Bytes

Libre Silicon v0.1

This is the LibreSilicon process specification (WIP) Please use XeLaTeX for rendering the documents

Features are:

  • 1 micron (1 um)
  • twin-well for cmos
  • pbase / nbase (optional) for bipolar
  • shallow trench isolation
  • sonos for flash (optional)
  • silicification

aiming higher voltages, higher speed and higher feasibilty for modern Analog and System-on-Chip design.