Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

dma_map_sg fails #14

Open
jotorious opened this issue Jul 30, 2018 · 3 comments
Open

dma_map_sg fails #14

jotorious opened this issue Jul 30, 2018 · 3 comments

Comments

@jotorious
Copy link

I'm running your driver on an xilinx embedded linux (built w/ petalinux 2017.3) and a Zynq Ultrascale device, and when I run the speed test /loopback test, dma_map_sg returns 0 and errors out. My HW is an AXI-DMA looped back through an AXI-4 Stream Data Fifo.

The AXI DMA hw (vivado gui) properties are:
Width of Buffer Length Register: 14 bits
Address Width: 32 bits
Max burst size: 128
Stream Data width: 32
Allow unalligned transfers is unchecked.
Enable Scatter Gather Engine is checked.

I tried changing the packet size to a smaller value such that there is only a single entry in the SG table, but I get the same error. I am currently trying see about comparing addresses between the userspace test program and the driver/module.

@jotorious
Copy link
Author

I've subsequently tried changing almost all of these parameters, to no avail. In investigating the address width, I tried to use the dma_get_required_mask and dma_set_mask functions, dma_get_required_mask returns 0x0000 000F FFFF FFFF. dma_set_mask fails for every value from 64, downto 1.

I have also run xilinx axidmatest driver against my HW design and it appears to succeed. It runs a bit differently; it appears to not use the dmaengine functions.

@noelpedro
Copy link

Dont know what the issue is for the arm64 architecture.

@strijar
Copy link

strijar commented Apr 30, 2024

I have exactly the same problem with Zynq7020 on kernel 6.1.5-xilinx

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants