{"payload":{"header_redesign_enabled":false,"results":[{"id":"144841246","archived":false,"color":"#adb2cb","followers":7,"has_funding_file":false,"hl_name":"hukenovs/fp32_logic","hl_trunc_description":"Floating point FP32 core HDL. For Xilinx FPGAs. Include base converters and some math functions.","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":144841246,"name":"fp32_logic","owner_id":10833022,"owner_login":"hukenovs","updated_at":"2018-10-17T11:50:00.480Z","has_issues":true}},"sponsorable":false,"topics":["fpga","dsp","vhdl","verilog","xilinx","altera","floating-point","ieee-754","digital-signal-processing","integer-arithmetic","ieee754"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":68,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Ahukenovs%252Ffp32_logic%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/hukenovs/fp32_logic/star":{"post":"JYz9MrJXVLtTM47OQnT4gjNvMJ-2dd9_IZX2EgfD1qHTc2XicQgZiE5rHjSe2hGbseSNBbueGaNps_GJeOVelw"},"/hukenovs/fp32_logic/unstar":{"post":"nX12ZR3EiLGskly8FvL5gHwJuVK6bfEgLpLw8rT7jRwNnlVb7gC3lkV54dS-krpLgWgRBcepltUViO84AVC6eg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"KeCAu_XPcj6d-BcMrwKjRGbo3UjfY3fVVJGqwpjL7pcC1oE6xK7HrsiLlRGZp96HyYB9zz1y13HKbDJJIrVwCA"}}},"title":"Repository search results"}