We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
VCS compile the library Verilog files
VCS throws errors like this for primitives
Identifier 'SET' has not been declared yet. If this error is not expected, please check if you have set default_nettype to none.
line 46
This error shows only with primitives. Compilation passed after commenting out the default_nettype none line before primitives.
default_nettype none
The text was updated successfully, but these errors were encountered:
No branches or pull requests
Expected Behavior
VCS compile the library Verilog files
Actual Behavior
VCS throws errors like this for primitives
line 46
This error shows only with primitives. Compilation passed after commenting out the
default_nettype none
line before primitives.Steps to Reproduce the Problem
Specifications
The text was updated successfully, but these errors were encountered: