Skip to content

Latest commit

 

History

History
3 lines (3 loc) · 408 Bytes

README.md

File metadata and controls

3 lines (3 loc) · 408 Bytes

After four years R&D, EEP-TPU has evolved into the second-generation architecture with V3+ version, and has been embedded in three ASIC chips to achieve mass production.

FREE TPU V3plus for FPGA has updated, which is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference.

User can download lastest EEP-TPU from https://github.com/embedeep/FREE-TPU-V3plus-for-FPGA