{"payload":{"header_redesign_enabled":false,"results":[{"id":"61251865","archived":false,"color":"#DAE1C2","followers":95,"has_funding_file":false,"hl_name":"eliaskousk/parallella-riscv","hl_trunc_description":"RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":61251865,"name":"parallella-riscv","owner_id":801988,"owner_login":"eliaskousk","updated_at":"2018-11-14T10:02:16.773Z","has_issues":true}},"sponsorable":false,"topics":["zynq","linux-kernel","rocket-chip","gsoc","gsoc-2016","zedboard","petalinux","parallella","risc-v","rocket-core"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":48,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aeliaskousk%252Fparallella-riscv%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/eliaskousk/parallella-riscv/star":{"post":"jU2hufP7r7Q8tvxcVlDuttyBKcYL-OzJupx17fz6nw7UYIMAS76gSmci8kWqiE9LWkDIyxaVA4Lvzk6qeigHog"},"/eliaskousk/parallella-riscv/unstar":{"post":"YuU-O59HG7S1pQpxWQI1SGIa8d5J6XCtZ6Xikg2vmVtSbIVeQ06ssUyuXHOEkL3H3z44jCMuqp2NGeldPx1m5A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"dHWmvBQv20EiYr0NaDd9FmuEVsA4nPlYvMvF7di3RK8T3Rlq16lRrf-3FFHTLXyyn2rioNOcGpYTzIgwW1Ytww"}}},"title":"Repository search results"}