{"payload":{"header_redesign_enabled":false,"results":[{"id":"409702283","archived":false,"color":"#DAE1C2","followers":91,"has_funding_file":false,"hl_name":"dpretet/axi-crossbar","hl_trunc_description":"An AXI4 crossbar implementation in SystemVerilog","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":409702283,"name":"axi-crossbar","owner_id":2131563,"owner_login":"dpretet","updated_at":"2024-05-28T19:03:46.457Z","has_issues":true}},"sponsorable":true,"topics":["arm","asic","fpga","processor","riscv","verilog","soc","fpga-soc","interconnect","amba","crossbar","riscv32","axi4","axi4-lite","riscv64","monodraw","axi4-protocol","asic-design","axi4-full"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":96,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adpretet%252Faxi-crossbar%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/dpretet/axi-crossbar/star":{"post":"l3sX5UgzRBDaMb8ePb6rCiBOnz4fDhs03s1By_An0Nvkp5Sfz_D7S1UHj4T0Acn2nZnQaCYi4oRVoqVyFq-0uA"},"/dpretet/axi-crossbar/unstar":{"post":"A9a-bzuXh-9yV40M1pT1yQmAfX06Z6wfJilhRoRC5ilK82GXjfKnkNxArPNbKdQPC20XzWWaFAjI4gyQyf4uNw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"RuKF8KJOVCuPsEyCPsy4flvkksxNOtZZwNf1d2yjy1D02jn4mOFTdnpBW_-YGVCpgcgAX1hLhu273l3c-fiFaw"}}},"title":"Repository search results"}