{"payload":{"header_redesign_enabled":false,"results":[{"id":"568395502","archived":false,"color":"#b2b7f8","followers":7,"has_funding_file":false,"hl_name":"controlpaths/verilog_dsp","hl_trunc_description":"digital signal processing modules","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":568395502,"name":"verilog_dsp","owner_id":6756769,"owner_login":"controlpaths","updated_at":"2022-12-04T14:59:28.621Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":68,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Acontrolpaths%252Fverilog_dsp%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/controlpaths/verilog_dsp/star":{"post":"d-m-xFZnDuE7uoxpRxMjjdvLGR9CaImr-dRlvDVYbc6vSE6S_eLQm4t4hY-1tuPElrMm8djTlUilsxiZ_CsdPg"},"/controlpaths/verilog_dsp/unstar":{"post":"paepZG9JiCsvs5s8tkMd00JKi7zIZC52eeNjM-O6o_SZBNmMH91DbJLboPF6tYaPWjKR16Uh_38fneChPJTUCg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"ZCk4PuRRiJrUHwmdV-nkeQj0vcsHs6MZygQt8wASS3zgfayQflT1yK_YKgYqebZQhTdMq-drNbG0hDvuFNfzFQ"}}},"title":"Repository search results"}