This repository has been archived by the owner on May 27, 2020. It is now read-only.
forked from jgarzik/cpuminer
/
driver-SPI-dragonmint-t1.c
1539 lines (1284 loc) · 40.7 KB
/
driver-SPI-dragonmint-t1.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* cgminer SPI driver for Dragonmint T1 devices
*
* Copyright 2013, 2014 Zefir Kurtisi <zefir.kurtisi@gmail.com>
* Copyright 2018 Con Kolivas <kernel@kolivas.org>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the Free
* Software Foundation; either version 3 of the License, or (at your option)
* any later version. See COPYING for more details.
*/
#include <stdlib.h>
#include <assert.h>
#include <fcntl.h>
#include <limits.h>
#include <unistd.h>
#include <stdbool.h>
#include <pthread.h>
#include "logging.h"
#include "miner.h"
#include "util.h"
#include "dragonmint_t1.h"
#include "dm_temp_ctrl.h"
#include "dm_fan_ctrl.h"
#include "sys/time.h"
#define T1_FANSPEED_INIT (opt_T1_target)
#define T1_TEMP_TARGET_INIT (60)
#define T1_TEMP_TARGET_RUN (75)
struct T1_chain *chain[MAX_CHAIN_NUM];
uint8_t chain_mask;
uint16_t T1Pll[MCOMPAT_CONFIG_MAX_CHAIN_NUM];
/* FAN CTRL */
//dragonmint_fan_temp_s g_fan_ctrl;
static volatile uint8_t g_debug_stats[MAX_CHAIN_NUM];
static int total_chains;
static int chains_tuned;
static dragonmint_reg_ctrl_t s_reg_ctrl;
hardware_version_e g_hwver;
//dragonmint_type_e g_type;
int g_reset_delay = 0xffff;
char volShowLog[MAX_CHAIN_NUM][256];
/* one global board_selector and spi context is enough */
//static struct board_selector *board_selector;
static int spi_status_err_cnt = 0;
static pthread_t fan_tid;
/*
* for now, we have one global config, defaulting values:
* - ref_clk 16MHz / sys_clk 800MHz
* - 2000 kHz SPI clock
*/
struct T1_config_options T1_config_options = {
.ref_clk_khz = 16000, .sys_clk_khz = 800000, .spi_clk_khz = 2000,
};
/* override values with --bitmine-t1-options ref:sys:spi: - use 0 for default */
static struct T1_config_options *parsed_config_options;
int chain_plug[MAX_CHAIN_NUM];
int chain_flag[MAX_CHAIN_NUM];
#define LOG_VOL_PREFIX "/tmp/log/volAnalys"
void dragonmint_log_record(int cid, void* log, int len)
{
FILE* fd;
char fileName[128] = {0};
sprintf(fileName, "%s%d.log", LOG_VOL_PREFIX, cid);
fd = fopen(fileName, "w+");
if (fd == NULL){
//applog(LOG_ERR, "Open log File%d Failed!%d", cid, errno);
applog(LOG_ERR, "Open log File%d Failed!%s", cid, strerror(errno));
return;
}
fwrite(log, len, 1, fd);
fflush(fd);
fclose(fd);
}
static void wq_enqueue(struct thr_info *thr, struct T1_chain *t1)
{
struct work *work = get_work(thr, thr->id);
struct work_queue *wq;
struct work_ent *we;
int rolls = 0;
wq = &t1->active_wq;
while (42) {
we = cgmalloc(sizeof(*we));
we->work = work;
INIT_LIST_HEAD(&we->head);
mutex_lock(&t1->lock);
list_add_tail(&we->head, &wq->head);
wq->num_elems++;
mutex_unlock(&t1->lock);
if (wq->num_elems >= t1->num_active_chips * 2) {
break;
}
if (rolls > work->drv_rolllimit) {
work = get_work(thr, thr->id);
continue;
}
work = make_clone(work);
roll_work(work);
}
}
static struct work *wq_dequeue(struct T1_chain *t1, bool sig)
{
struct work_ent *we;
struct work *work = NULL;
struct work_queue *wq = &t1->active_wq;
if (wq == NULL)
return NULL;
/* Sleep only a small duration if there is no work queued in case it's
* still refilling rather than we have no upstream work. */
if (unlikely(!wq->num_elems && sig))
cgsleep_ms(10);
mutex_lock(&t1->lock);
if (likely(wq->num_elems > 0)) {
we = list_entry(wq->head.next, struct work_ent, head);
work = we->work;
list_del(&we->head);
free(we);
wq->num_elems--;
}
if (sig)
pthread_cond_signal(&t1->cond);
mutex_unlock(&t1->lock);
return work;
}
/********** driver interface */
void exit_T1_chain(struct T1_chain *t1)
{
if (t1 == NULL)
return;
free(t1->chips);
t1->chips = NULL;
chain[t1->chain_id] = NULL;
chain_flag[t1->chain_id] = 0;
mcompat_set_led(t1->chain_id, LED_OFF);
mcompat_set_power_en(t1->chain_id, 0);
free(t1);
}
static void get_temperatures(struct T1_chain *t1)
{
int i;
int temp[MAX_CHIP_NUM] = {0};
mcompat_get_chip_temp(t1->chain_id, temp);
for (i = 0; i < t1->num_active_chips; i++)
t1->chips[i].temp = temp[i];
}
static void get_voltages(struct T1_chain *t1)
{
int i;
//configure for vsensor
mcompat_configure_tvsensor(t1->chain_id, CMD_ADDR_BROADCAST, 0);
for (i = 0; i < t1->num_active_chips; i++)
dragonmint_check_voltage(t1, i + 1, &s_reg_ctrl);
//configure for tsensor
mcompat_configure_tvsensor(t1->chain_id, CMD_ADDR_BROADCAST, 1);
dragonmint_get_voltage_stats(t1, &s_reg_ctrl);
}
static bool prechain_detect(struct T1_chain *t1, int idxpll)
{
int pll_lv_to_setspi;
int pll_lv_to_setvid;
int chain_id = t1->chain_id;
assert(pll_lv_to_setvid < idxpll);
cgsleep_us(1000);
t1->pll = 0;
t1->base_pll = idxpll;
if (opt_T1auto) {
/* Start tuning at a different voltage depending on tuning
* strategy. */
if (opt_T1_performance)
opt_T1Vol[chain_id] = TUNE_VOLT_START_PER;
else if (opt_T1_efficient)
opt_T1Vol[chain_id] = TUNE_VOLT_START_EFF;
else
opt_T1Vol[chain_id] = TUNE_VOLT_START_BAL;
}
pll_lv_to_setspi = T1_ConfigT1PLLClock(T1_PLL_SETSPI);
if (!t1_set_pll(t1, CMD_ADDR_BROADCAST, pll_lv_to_setspi))
return false;
/* Using 390K spi speed at first and raising to 1.5M at 310M PLL
* to avoid spi failure on 150M PLL */
applog(LOG_NOTICE, "chain%d: spi speed set to 1.5M", chain_id);
mcompat_set_spi_speed(chain_id, SPI_SPEED_1562K);
cgsleep_ms(10);
pll_lv_to_setvid = T1_ConfigT1PLLClock(T1_PLL_SETVID);
if (!t1_set_pll(t1, CMD_ADDR_BROADCAST, pll_lv_to_setvid))
return false;
/* Set voltage down at this point to avoid massive power draw as we
* increase frequency */
if (!opt_T1auto && opt_T1VID[chain_id]) {
/* If opt_T1VID values are set in non-auto mode, we use those
* from the config. */
mcompat_set_vid_by_step(chain_id, t1->iVid, opt_T1VID[chain_id]);
t1->iVid = opt_T1VID[chain_id];
} else {
t1->iVid = mcompat_find_chain_vid(chain_id, t1->num_active_chips,
STARTUP_VID, opt_T1Vol[chain_id]);
}
if (!t1_set_pll(t1, CMD_ADDR_BROADCAST, idxpll))
return false;
/* Now fine tune voltage to the target level as voltage will have
* changed due to changing frequency */
if (opt_T1auto || !opt_T1VID[chain_id]) {
t1->iVid = mcompat_find_chain_vid(chain_id, t1->num_active_chips,
t1->iVid, opt_T1Vol[chain_id]);
}
/* Read chip voltages */
get_voltages(t1);
applog(LOG_NOTICE, "chain%d: volt = %.1f, vid = %d after calibration", chain_id,
s_reg_ctrl.average_vol[chain_id], t1->iVid);
return true;
}
/*
* BIST_START works only once after HW reset, on subsequent calls it
* returns 0 as number of chips.
*/
static int chain_detect(struct T1_chain *t1)
{
int cid = t1->chain_id;
uint8_t n_chips = mcompat_cmd_bist_start(cid, CMD_ADDR_BROADCAST);
if (unlikely(n_chips == 0 || n_chips > MAX_CHIP_NUM)){
write_miner_ageing_status(AGEING_BIST_START_FAILED);
return 0;
}
applog(LOG_WARNING, "%d: detected %d chips", cid, n_chips);
cgsleep_ms(10);
/*
if (!mcompat_cmd_bist_collect(cid, CMD_ADDR_BROADCAST))
{
applog(LOG_WARNING, "bist collect fail");
return 0;
}
*/
applog(LOG_WARNING, "collect core success");
return n_chips;
}
static bool prepare_T1(struct T1_chain *t1, int chain_id)
{
uint8_t buffer[4] = {};
bool ret = false;
//spi speed init
applog(LOG_NOTICE, "chain%d: spi speed set to 390K", chain_id);
mcompat_set_spi_speed(chain_id, T1_SPI_SPEED_DEF);
cgsleep_ms(10);
if (!dm_cmd_resetall(chain_id, CMD_ADDR_BROADCAST, buffer)) {
applog(LOG_ERR, "failed to reset chain %d!", chain_id);
goto out;
}
if (CMD_TYPE_T1 != (buffer[0] & 0xf0)) {
applog(LOG_ERR, "incompatible chip type %02X for chain %d!", buffer[0] & 0xf0, chain_id);
goto out;
}
t1->num_chips = chain_detect(t1);
cgsleep_ms(10);
if ((t1->num_chips <= 0) || (t1->num_chips > MAX_CHIP_NUM)){
spi_status_err_cnt++;
if (chain_id == (MAX_CHAIN_NUM - 1)){
if (spi_status_err_cnt >= MAX_CHAIN_NUM){
write_miner_ageing_status(AGEING_ALL_SPI_STATUS_ERROR);
}
if ((spi_status_err_cnt >= 1) && (spi_status_err_cnt < MAX_CHAIN_NUM)){
write_miner_ageing_status(AGEING_SPI_STATUS_ERROR);
}
}
goto out;
}
if (chain_id == (MAX_CHAIN_NUM - 1)){
if (spi_status_err_cnt >= MAX_CHAIN_NUM){
write_miner_ageing_status(AGEING_ALL_SPI_STATUS_ERROR);
}
if ((spi_status_err_cnt >= 1) && (spi_status_err_cnt < MAX_CHAIN_NUM)){
write_miner_ageing_status(AGEING_SPI_STATUS_ERROR);
}
}
/* override max number of active chips if requested */
t1->num_active_chips = t1->num_chips;
if (T1_config_options.override_chip_num > 0 &&
t1->num_chips > T1_config_options.override_chip_num) {
t1->num_active_chips = T1_config_options.override_chip_num;
applog(LOG_WARNING, "%d: limiting chain to %d chips",
chain_id, t1->num_active_chips);
}
/* Free this in case we are re-initialising a chain */
free(t1->chips);
t1->chips = cgcalloc(t1->num_active_chips, sizeof(struct T1_chip));
ret = true;
out:
return ret;
}
static struct T1_chain *pre_init_T1_chain(int chain_id)
{
struct T1_chain *t1 = cgcalloc(sizeof(*t1), 1);
applog(LOG_INFO, "pre %d: T1 init chain", chain_id);
t1->chain_id = chain_id;
if (!prepare_T1(t1, chain_id)) {
exit_T1_chain(t1);
t1 = NULL;
}
return t1;
}
static bool init_T1_chain(struct T1_chain *t1)
{
int i;
uint8_t src_reg[REG_LENGTH] = {0};
uint8_t reg[REG_LENGTH] = {0};
int chain_id = t1->chain_id;
int num_chips;
bool ret = false;
applog(LOG_INFO, "%d: T1 init chain", chain_id);
applog(LOG_NOTICE, "chain%d: spi speed set to 6.25M", chain_id);
mcompat_set_spi_speed(chain_id, SPI_SPEED_6250K);
cgsleep_ms(1);
#ifdef USE_BISTMASK
dm_cmd_resetbist(chain_id, CMD_ADDR_BROADCAST, reg);
//cgsleep_ms(120);
sleep(1);
//bist mask
mcompat_cmd_read_register(chain_id, 0x01, reg, REG_LENGTH);
memcpy(src_reg, reg, REG_LENGTH);
src_reg[7] = src_reg[7] | 0x10;
mcompat_cmd_write_register(chain_id, CMD_ADDR_BROADCAST, src_reg, REG_LENGTH);
cgsleep_us(200);
#endif
applog(LOG_DEBUG, "%d: T1 init chain", chain_id);
num_chips = chain_detect(t1);
cgsleep_ms(10);
if (num_chips != 0 && num_chips != t1->num_chips) {
applog(LOG_WARNING, "T1 %d: Num chips failure", chain_id);
goto out;
}
if (!mcompat_cmd_bist_fix(chain_id, CMD_ADDR_BROADCAST)) {
write_miner_ageing_status(AGEING_BIST_FIX_FAILED);
goto out;
}
cgsleep_us(200);
#if 0
sprintf(volShowLog[chain_id], "+ %2d | %8f | %8f | %8f |",chain_id, \
s_reg_ctrl.highest_vol[chain_id],s_reg_ctrl.average_vol[chain_id],s_reg_ctrl.lowest_vol[chain_id]);
dragonmint_log_record(chain_id, volShowLog[chain_id], strlen(volShowLog[0]));
#endif
applog(LOG_WARNING,
"Chain %d Voltage information. Highest Vol:%.0f, Average Vol:%.0f, Lowest Vol:%.0f",
chain_id, s_reg_ctrl.highest_vol[chain_id], s_reg_ctrl.average_vol[chain_id],
s_reg_ctrl.lowest_vol[chain_id]);
/* Reset value in case we are re-initialising */
t1->num_cores = 0;
for (i = 0; i < t1->num_active_chips; i++)
check_chip(t1, i);
applog(LOG_WARNING, "%d: found %d chips with total %d active cores",
chain_id, t1->num_active_chips, t1->num_cores);
if (!opt_T1auto)
t1->VidOptimal = t1->pllOptimal = true;
ret = true;
out:
return ret;
}
/* Asynchronous work generation since get_work is a blocking function */
static void *T1_work_thread(void *arg)
{
struct cgpu_info *cgpu = arg;
struct T1_chain *t1 = cgpu->device_data;
char tname[16];
sprintf(tname, "T1_%dwork", t1->chain_id);
RenameThread(tname);
mutex_lock(&t1->lock);
while (!pthread_cond_wait(&t1->cond, &t1->lock)) {
mutex_unlock(&t1->lock);
/* Only start filling the queue once we're 1/3 empty */
if (t1->active_wq.num_elems < t1->num_active_chips * 4 / 3)
wq_enqueue(cgpu->thr[0], t1);
mutex_lock(&t1->lock);
}
return NULL;
}
static void start_T1_chain(int cid, int retries)
{
mcompat_set_reset(cid, 1);
sleep(retries);
mcompat_set_power_en(cid, 1);
sleep(retries);
mcompat_set_reset(cid, 0);
sleep(retries);
mcompat_set_start_en(cid, 1);
sleep(retries);
mcompat_set_reset(cid, 1);
sleep(retries);
}
static bool detect_T1_chain(void)
{
int i, retries, chain_num = 0, chip_num = 0, iPll;
c_temp_cfg tmp_cfg;
applog(LOG_NOTICE, "T1: checking T1 chain");
for(i = 0; i < MAX_CHAIN_NUM; i++) {
if (chain_plug[i] != 1)
continue;
chain_num++;
}
/* Go back and try chains that have failed after cycling through all of
* them. */
for (retries = 0; retries < 3; retries++) {
for (i = 0; i < MAX_CHAIN_NUM; i++) {
if (chain_plug[i] != 1)
continue;
if (chain[i])
continue;
start_T1_chain(i, retries);
/* pre-init chain */
if ((chain[i] = pre_init_T1_chain(i))) {
chain_flag[i] = 1;
if (chain[i]->num_chips > chip_num)
chip_num = chain[i]->num_chips;
}
}
}
// reinit platform with real chain number and chip number
applog(LOG_NOTICE, "platform re-init: chain_num(%d), chip_num(%d)", chain_num, chip_num);
sys_platform_exit();
sys_platform_init(PLATFORM_ZYNQ_HUB_G19, MCOMPAT_LIB_MINER_TYPE_T1, chain_num, chip_num);
for (i = 0; i < MAX_CHAIN_NUM; i++) {
if (chain_plug[i] != 1)
continue;
if (chain[i] == NULL){
applog(LOG_ERR, "init %d T1 chain fail", i);
continue;
}
// re-config spi speed after platform init
mcompat_set_spi_speed(i, T1_SPI_SPEED_DEF);
cgsleep_ms(10);
mcompat_cfg_tsadc_divider(i, PLL_Clk_12Mhz[0].speedMHz);
}
// init temp ctrl
dm_tempctrl_get_defcfg(&tmp_cfg);
/* Set initial target temperature lower for more reliable startup */
tmp_cfg.tmp_target = T1_TEMP_TARGET_INIT; // target temperature
dm_tempctrl_init(&tmp_cfg);
// start fan ctrl thread
c_fan_cfg fan_cfg;
dm_fanctrl_get_defcfg(&fan_cfg);
fan_cfg.preheat = false; // disable preheat
fan_cfg.fan_speed = T1_FANSPEED_INIT;
dm_fanctrl_init(&fan_cfg);
// dm_fanctrl_init(NULL); // using default cfg
pthread_create(&fan_tid, NULL, dm_fanctrl_thread, NULL);
for(i = 0; i < MAX_CHAIN_NUM; i++) {
if (chain_flag[i] != 1)
continue;
if (!prechain_detect(chain[i], T1Pll[i])) {
chain_flag[i] = 0;
exit_T1_chain(chain[i]);
}
}
for(i = 0; i < MAX_CHAIN_NUM; i++) {
if (chain_flag[i] != 1)
continue;
if (!init_T1_chain(chain[i])) {
exit_T1_chain(chain[i]);
applog(LOG_ERR, "init %d T1 chain fail", i);
chain_flag[i] = 0;
continue;
}
}
for(i = 0; i < MAX_CHAIN_NUM; i++) {
struct cgpu_info *cgpu;
struct T1_chain *t1;
pthread_t pth;
if (chain_flag[i] != 1)
continue;
total_chains++;
cgpu = cgcalloc(sizeof(*cgpu), 1);
cgpu->drv = &dragonmintT1_drv;
cgpu->name = "DragonmintT1.SingleChain";
cgpu->threads = 1;
cgpu->chainNum = i;
cgpu->device_data = t1 = chain[i];
cgtime(&cgpu->dev_start_tv);
t1->lastshare = cgpu->dev_start_tv.tv_sec;
iPll = T1Pll[i];
if ((chain[i]->num_chips <= MAX_CHIP_NUM) && (chain[i]->num_cores <= MAX_CORES)) {
cgpu->mhs_av = (double)PLL_Clk_12Mhz[iPll].speedMHz * 2ull * (chain[i]->num_cores);
} else {
cgpu->mhs_av = 0;
chain_flag[i] = 0;
}
chain[i]->cgpu = cgpu;
cgpu->device_id = i;
add_cgpu(cgpu);
mcompat_set_led(i, LED_ON);
applog(LOG_WARNING, "Detected the %d T1 chain with %d chips / %d cores",
i, chain[i]->num_active_chips, chain[i]->num_cores);
INIT_LIST_HEAD(&t1->active_wq.head);
mutex_init(&t1->lock);
pthread_cond_init(&t1->cond, NULL);
pthread_create(&pth, NULL, T1_work_thread, cgpu);
}
if (!total_chains)
return false;
/* Now adjust target temperature for runtime setting */
tmp_cfg.tmp_target = T1_TEMP_TARGET_RUN;
dm_tempctrl_set(&tmp_cfg);
return true;
}
/* Probe SPI channel and register chip chain */
void T1_detect(bool hotplug)
{
int i;
if (hotplug)
return;
/* parse bimine-t1-options */
if (opt_dragonmint_t1_options != NULL && parsed_config_options == NULL) {
int ref_clk = 0;
int sys_clk = 0;
int spi_clk = 0;
int override_chip_num = 0;
int wiper = 0;
sscanf(opt_dragonmint_t1_options, "%d:%d:%d:%d:%d",
&ref_clk, &sys_clk, &spi_clk, &override_chip_num,
&wiper);
if (ref_clk != 0)
T1_config_options.ref_clk_khz = ref_clk;
if (sys_clk != 0) {
if (sys_clk < 100000)
quit(1, "system clock must be above 100MHz");
T1_config_options.sys_clk_khz = sys_clk;
}
if (spi_clk != 0)
T1_config_options.spi_clk_khz = spi_clk;
if (override_chip_num != 0)
T1_config_options.override_chip_num = override_chip_num;
if (wiper != 0)
T1_config_options.wiper = wiper;
/* config options are global, scan them once */
parsed_config_options = &T1_config_options;
}
applog(LOG_DEBUG, "T1 detect");
memset(&s_reg_ctrl,0,sizeof(s_reg_ctrl));
g_hwver = dragonmint_get_hwver();
// g_type = dragonmint_get_miner_type();
// FIXME: get correct hwver and chain num to init platform
sys_platform_init(PLATFORM_ZYNQ_HUB_G19, MCOMPAT_LIB_MINER_TYPE_T1, MAX_CHAIN_NUM, MAX_CHIP_NUM);
applog(LOG_NOTICE, "vid type detected: %d", misc_get_vid_type());
// set fan speed high to get to a lower startup temperature
dm_fanctrl_set_fan_speed(T1_FANSPEED_INIT);
//dragonmint_miner_init_voltage_flag();
for (i = MAX_CHAIN_NUM - 1; i >= 0; i--) {
if (mcompat_get_plug(i) == 0) {
chain_plug[i] = 1;
applog(LOG_INFO, "chain:%d the plat is inserted", i);
} else {
applog(LOG_INFO, "chain:%d the plat is not inserted", i);
write_miner_ageing_status(AGEING_PLUG_STATUS_ERROR);
}
}
/* If hardware version is g19, continue init cgminer. Else power off*/
if (HARDWARE_VERSION_G19 == g_hwver) {
applog(LOG_INFO, "The hardware version is G19");
for (i = 0; i < MAX_CHAIN_NUM; i++) {
if (chain_plug[i] != 1)
continue;
/* Sets initial voltage to very high to get chips
* initialised. */
mcompat_set_vid(i, STARTUP_VID);
}
} else if (HARDWARE_VERSION_G9 == g_hwver) {
applog(LOG_INFO, "The hardware version is G9");
mcompat_set_vid(0, STARTUP_VID);
} else {
for(i = 0; i < MAX_CHAIN_NUM; i++) {
applog(LOG_ERR, "Unknown hwver, chain%d power down", i);
mcompat_chain_power_down(i);
}
write_miner_ageing_status(AGEING_HW_VERSION_ERROR);
return;
}
for(i = 0; i < MAX_CHAIN_NUM; ++i) {
int pll = DEFAULT_PLL;
/* Tune voltage to highest frequency in Performance mode, and
* lowest frequency in efficient mode. */
if (opt_T1auto) {
if (opt_T1_performance)
pll = MAX_PLL;
else if (opt_T1_efficient)
pll = MIN_PLL;
} else
pll = opt_T1Pll[i];
T1Pll[i] = T1_ConfigT1PLLClock(pll);
}
if (detect_T1_chain()) {
if (misc_get_vid_type() == MCOMPAT_LIB_VID_I2C_TYPE)
set_timeout_on_i2c(30);
applog(LOG_WARNING, "T1 detect finish");
}
}
/* Exit cgminer on failure, allowing systemd watchdog to restart */
static void reinit_T1_chain(struct T1_chain *t1, int cid)
{
bool success = false;
struct timeval now;
int i;
applog(LOG_WARNING, "T1: %d attempting to re-initialise!", cid);
for (i = 0; i < 3; i++) {
start_T1_chain(cid, i);
if (prepare_T1(t1, cid)) {
success = true;
break;
}
}
if (!success) {
applog(LOG_EMERG, "T1: %d FAILED TO PREPARE, SHUTTING DOWN", cid);
raise_cgminer();
}
if (!prechain_detect(t1, T1Pll[cid])) {
applog(LOG_EMERG, "T1: %d FAILED TO PRECHAIN DETECT, SHUTTING DOWN", cid);
raise_cgminer();
}
if (!init_T1_chain(t1)) {
applog(LOG_EMERG, "T1: %d FAILED TO INIT, SHUTTING DOWN", cid);
raise_cgminer();
}
cgtime(&now);
t1->lastshare = now.tv_sec;
}
#define VOLTAGE_UPDATE_INT 121
#define WRITE_CONFIG_TIME 60
#define CHECK_DISABLE_TIME 59
#if 0
char szShowLog[MAX_CHAIN_NUM][MAX_CHIP_NUM][256] = {0};
#define LOG_FILE_PREFIX "/tmp/log/analys"
char cLevelError1[3] = "!";
char cLevelError2[3] = "#";
char cLevelError3[3] = "$";
char cLevelError4[3] = "%";
char cLevelError5[3] = "*";
char cLevelNormal[3] = "+";
void Dragonmint_Log_Save(struct T1_chip *chip,int nChip,int nChain)
{
char szInNormal[8] = {};
if (chip->hw_errors > 0){
strcat(szInNormal,cLevelError1);
}
if (chip->stales > 0){
strcat(szInNormal,cLevelError2);
}
if (chip->num_cores < 32){
strcat(szInNormal,cLevelError4);
}
if ((chip->nVol > 440) || (chip->nVol < 360)){
strcat(szInNormal,cLevelError5);
}
if ((chip->hw_errors == 0) && (chip->stales == 0) && ((chip->nVol < 440) && (chip->nVol > 360)) && (chip->num_cores == 32)){
strcat(szInNormal,cLevelNormal);
}
sprintf(szShowLog[nChain][nChip], "\n%-8s|%32d|%8d|%8d|%8d|%8d|%8d|%8d|%8d",szInNormal,chip->nonces_found,
chip->hw_errors, chip->stales,chip->temp,chip->nVol,chip->num_cores,nChip,nChain);
}
void dragonmint_log_print(int cid, void* log, int len)
{
FILE* fd;
char fileName[128] = {0};
sprintf(fileName, "%s%d.log", LOG_FILE_PREFIX, cid);
fd = fopen(fileName, "w+");
if (fd == NULL){
applog(LOG_ERR, "Open log File%d Failed!", cid);
return;
}
fwrite(log, len, 1, fd);
fflush(fd);
fclose(fd);
}
#endif
/* Invalidate all statistics during buffer underruns and while hardware isn't
* running at its optimal temperature. */
static void reset_tune(struct T1_chain *t1)
{
struct timeval now;
cgtime(&now);
copy_time(&t1->cycle_start, &now);
t1->cycles = 0;
/* Reset last share time since the hardware could genuinely not be
* able to generate shares during extended underruns. */
t1->lastshare = now.tv_sec;
}
static void T1_set_optimal_vid(struct T1_chain *t1, int cid)
{
double best = 0, product[T1_VID_TUNE_RANGE] = {};
int i, vid = t1->iVid;
for (i = 0; i < T1_VID_TUNE_RANGE; i++) {
product[i] = t1->vidproduct[i];
/* In efficient mode divide by the square of the voltage */
if (opt_T1_efficient && t1->vidvol[i])
product[i] /= (double)(t1->vidvol[i] * t1->vidvol[i]);
}
for (i = 0; i < T1_VID_TUNE_RANGE; i++) {
if (!t1->vidproduct[i])
continue;
applog(LOG_ERR, "vid%d: product=%.5f, hwerr=%.5f",
i, t1->vidproduct[i], t1->vidhwerr[i]);
/* Allow up to 1% drop for the sake of lower voltage */
if (!best || (product[i] > best * 0.99 && t1->vidhwerr[i] < 0.2)) {
best = product[i];
vid = i;
}
/* Reset values for clean reuse */
t1->vidproduct[i] = 0;
}
t1->optimalVid = vid;
t1->VidOptimal = true;
mcompat_set_vid_by_step(cid, t1->iVid, vid);
t1->iVid = vid;
get_voltages(t1);
/* Store the optimal voltage for readjusting after PLL changes */
t1->optimal_vol = s_reg_ctrl.average_vol[cid];
/* Set opt_T1VID for saving to config file */
opt_T1VID[cid] = t1->iVid;
for (i = 0; i < T1_PLL_TUNE_RANGE; i++)
t1->pllvid[i] = t1->iVid;
}
/* This returns the best absolute product */
static double T1_best_vid_product(struct T1_chain *t1)
{
double best = 0;
int i;
for (i = 0; i < T1_VID_TUNE_RANGE; i++) {
if (t1->vidproduct[i] > best)
best = t1->vidproduct[i];
}
return best;
}
static void T1_set_optimal_pll(struct T1_chain *t1, int cid)
{
double best = 0, product[T1_PLL_TUNE_RANGE] = {};
int i, pll = t1->pll, best_offset = 0;
for (i = 0; i < T1_PLL_TUNE_RANGE; i++) {
product[i] = t1->pllproduct[i];
/* In efficient mode divide by the frequency */
if (opt_T1_efficient)
product[i] /= (double)PLL_Clk_12Mhz[i + T1_PLL_TUNE_MIN].speedMHz;
}
for (i = 0; i < T1_PLL_TUNE_RANGE; i++) {
if (!t1->pllproduct[i])
continue;
applog(LOG_ERR, "pll%d: product=%.5f, hwerr=%.5f",
i + T1_PLL_TUNE_MIN, t1->pllproduct[i], t1->pllhwerr[i]);
if (!best || (product[i] > best && t1->pllhwerr[i] < 0.2)) {
best = product[i];
pll = i + T1_PLL_TUNE_MIN;
best_offset = i;
}
t1->pllproduct[i] = 0;
}
t1->pllOptimal = true;
t1_set_pll(t1, CMD_ADDR_BROADCAST, pll);
t1->base_pll = t1->pll;
/* Set opt_T1Pll for saving to config file */
opt_T1Pll[cid] = PLL_Clk_12Mhz[t1->pll].speedMHz;
/* Readjust iVid if we changed it during tuning */
if (t1->iVid != t1->pllvid[best_offset]) {
mcompat_set_vid_by_step(cid, t1->iVid, t1->pllvid[best_offset]);
t1->iVid = t1->pllvid[best_offset];
opt_T1VID[cid] = t1->iVid;
}
}
static double T1_best_pll_product(struct T1_chain *t1)
{
double best = 0;
int i;
for (i = 0; i < T1_PLL_TUNE_RANGE; i++) {
if (t1->pllproduct[i] > best)
best = t1->pllproduct[i];
}
return best;
}
static void T1_save_config(void)
{
FILE *fcfg;
fcfg = fopen("/config/cgminer.conf", "w");
if (unlikely(fcfg == NULL)) {
applog(LOG_ERR, "Failed to open /config/cgminer.conf for writing!");
return;
}
write_config(fcfg);
fflush(fcfg);
fclose(fcfg);
}
static void T1_tune_complete(struct T1_chain *t1, int cid)
{
int i;
applog(LOG_WARNING, "T1 %d tuning complete, optimal VID %d PLL %d", cid,
t1->iVid, t1->pll);
t1->sampling = false;
/* Reset hw error count to ignore noise during tuning. */
for(i = 0; i < t1->num_active_chips; ++i)
t1->chips[i].hw_errors = 0;
if (++chains_tuned < total_chains)
return;
applog(LOG_WARNING, "Tuning complete, saving results to config file");
/* Change t1auto to false to save to config to disable tuning
* on next run. */
opt_T1auto = false;
T1_save_config();
/* Reset all stats after tuning */
zero_stats();
}
static void T1_tune(struct T1_chain *t1, int cid)
{
double product, tdiff, best, hw_rate;
int offset, i, hwerr, hw_diff;
struct timeval now;
cgtime(&now);
if (t1->pllOptimal)
return;
if (unlikely(!t1->cycle_start.tv_sec)) {
copy_time(&t1->cycle_start, &now);
t1->cycles = 0;
return;
}
if (t1->cycles < T1_CYCLES_CHAIN)
return;
tdiff = ms_tdiff(&now, &t1->cycle_start);