{"payload":{"header_redesign_enabled":false,"results":[{"id":"307002706","archived":false,"color":"#555555","followers":15,"has_funding_file":false,"hl_name":"aut-ce/CE202-LC-Lab-Manual","hl_trunc_description":"Manual and Template Sources of Logic Circuit Laboratory (Verilog Templates)","language":"C","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":307002706,"name":"CE202-LC-Lab-Manual","owner_id":57200239,"owner_login":"aut-ce","updated_at":"2024-05-26T12:17:37.445Z","has_issues":true}},"sponsorable":false,"topics":["homework-assignments","verilog-code","logic-circuit-laboratory"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":110,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aaut-ce%252FCE202-LC-Lab-Manual%2B%2Blanguage%253AC","metadata":null,"csrf_tokens":{"/aut-ce/CE202-LC-Lab-Manual/star":{"post":"-gaaKO9TPGo5xpOTVw8n9XVhFAqzXWVfehCg5xETHggrvGbpaA1SO7AHcJ3zS70uDswRmVgB8ATOAf_E657RtA"},"/aut-ce/CE202-LC-Lab-Manual/unstar":{"post":"SahGVNZsZfeyzrSuKvCqa78cGk-oQyFDYzOzAQJC5R7i3mKr3vsYqOUzHt36ar_KiHWmlPLx6zYpdui34NbcoQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"5NcKqG9yOx-9VQmlKF_3b41lcl2qVxw16g8uL8aB7E3axMgudSEYv8tWS3pKCwnsPXesuHDJHCUG5W3oKF5quw"}}},"title":"Repository search results"}