{"payload":{"header_redesign_enabled":false,"results":[{"id":"776155182","archived":false,"color":"#b2b7f8","followers":5,"has_funding_file":false,"hl_name":"arhamhashmi01/rv32i-pipeline-processor","hl_trunc_description":"This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":776155182,"name":"rv32i-pipeline-processor","owner_id":141525911,"owner_login":"arhamhashmi01","updated_at":"2024-03-22T20:46:06.735Z","has_issues":true}},"sponsorable":false,"topics":["vhdl","verilog","microprocessor","hardware-designs","computer-architecture","gtkwave","vlsi","pipeline-processor","risc-v","rv32i","verilator","asic-design","chip-design","5-stage-pipelined-processor","rv32i-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":119,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aarhamhashmi01%252Frv32i-pipeline-processor%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/arhamhashmi01/rv32i-pipeline-processor/star":{"post":"fcWU9pBdnTG0GabPPQs8JuH9b1w3EB4gD0SfTtsQUY98Ao1hBMwATITdfnyqBI_R589WFSAOybvdxEU8p19plw"},"/arhamhashmi01/rv32i-pipeline-processor/unstar":{"post":"SvCErVNbPtNoo5C-yCp3j3o526ubVDL3nrLpdjSNVLwm7ucMuHDZRCZ0ow-MutBibGemWsFfCBH_8naM54OAEQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"cu6CRuYkUz1AbkX1V5tvr_XRL8OP46HSImCKfi1gm0yiHzp3zpMZpL02Xmzn0CM5UF4Iffq537uWvrdX5g7Wgg"}}},"title":"Repository search results"}