{"payload":{"header_redesign_enabled":false,"results":[{"id":"34361064","archived":false,"color":"#b2b7f8","followers":1108,"has_funding_file":false,"hl_name":"aolofsson/oh","hl_trunc_description":"Verilog library for ASIC and FPGA designers","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":34361064,"name":"oh","owner_id":2229872,"owner_login":"aolofsson","updated_at":"2024-05-08T03:14:16.944Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":53,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aaolofsson%252Foh%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/aolofsson/oh/star":{"post":"IFvtUsKnAiACTdeKFFuhsXZFV86FQ7A2FqGFe58vgGvkwD_FnnnsZEOuhdAaWKi27ohcUxqGG7KcSBz6J3YwZw"},"/aolofsson/oh/unstar":{"post":"VHH3tqR2mwFUGUs-IhJhepuHJrxdX6rQ3ZbFuCbK9Ib1gb5qHQlNVNnSeXvatPZ00MSeeF8lrJOWRilhEawCAQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"4aBLgJXDskVBFm_uDwUO5NtQ8XwER0avromjFENRttx_NtDcdPetku_09gi0V6Offa5BkG_1jzEanW6M8xu30w"}}},"title":"Repository search results"}