{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":548960724,"defaultBranch":"intel","name":"llvm-test-suite","ownerLogin":"andylshort","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2022-10-10T13:06:06.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/4923890?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1679574262.0","currentOid":""},"activityList":{"items":[{"before":"8e029841ce657c74a1ded0e6c1ffee4fd8bb03f5","after":"2e687fcd57149112d7b29e9e85bf74ce85f1119c","ref":"refs/heads/intel","pushedAt":"2023-03-28T09:24:48.374Z","pushType":"push","commitsCount":4,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Deprecate SYCL tests in llvm-test-suite (#1699)","shortMessageHtmlLink":"Deprecate SYCL tests in llvm-test-suite (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1642973419\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1699\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1699/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1699\">intel#1699</a>)"}},{"before":"0045eb96d84e2a62cad9e0a179cc5133f81504c7","after":"8e029841ce657c74a1ded0e6c1ffee4fd8bb03f5","ref":"refs/heads/intel","pushedAt":"2023-03-27T09:51:26.274Z","pushType":"push","commitsCount":15,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL][InvokeSIMD] Delete ret size mismatch test (#1679)\n\nSigned-off-by: Sarnie, Nick <nick.sarnie@intel.com>","shortMessageHtmlLink":"[SYCL][InvokeSIMD] Delete ret size mismatch test (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1636408634\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1679\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1679/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1679\">intel#1679</a>)"}},{"before":"1d514effa8a7668d8dd57d9fc4526a480e1426b8","after":"2825443bc72e8a39e39638dd5cf773d4c5461494","ref":"refs/heads/alamzeds/missing-device-aspects_tests","pushedAt":"2023-03-24T17:25:46.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Formatting fixes","shortMessageHtmlLink":"Formatting fixes"}},{"before":"877155e6363718cb5748be26f0d4d36d0ab11adc","after":"0b8c97c696995c9159658b17c656540db01d5a43","ref":"refs/heads/alamzeds/atomic_mem_orders_caps_fix_test","pushedAt":"2023-03-24T17:18:22.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Merge branch 'alamzeds/atomic_mem_orders_caps_fix_test' of https://github.com/andylshort/llvm-test-suite into alamzeds/atomic_mem_orders_caps_fix_test","shortMessageHtmlLink":"Merge branch 'alamzeds/atomic_mem_orders_caps_fix_test' of <a href=\"https://github.com/andylshort/llvm-test-suite\">https://gi…</a>"}},{"before":"89a82a8798ccd606df587ec01a2771d6d65503fa","after":"1d514effa8a7668d8dd57d9fc4526a480e1426b8","ref":"refs/heads/alamzeds/missing-device-aspects_tests","pushedAt":"2023-03-24T16:17:01.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Fixed issue causes by unwarranted change from host to cpu aspect","shortMessageHtmlLink":"Fixed issue causes by unwarranted change from host to cpu aspect"}},{"before":"3457ecf0b0b9f2bf442c03b66739e007ed318502","after":"877155e6363718cb5748be26f0d4d36d0ab11adc","ref":"refs/heads/alamzeds/atomic_mem_orders_caps_fix_test","pushedAt":"2023-03-23T14:07:51.000Z","pushType":"push","commitsCount":45,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Merge branch 'intel' into alamzeds/atomic_mem_orders_caps_fix_test","shortMessageHtmlLink":"Merge branch 'intel' into alamzeds/atomic_mem_orders_caps_fix_test"}},{"before":null,"after":"89a82a8798ccd606df587ec01a2771d6d65503fa","ref":"refs/heads/alamzeds/missing-device-aspects_tests","pushedAt":"2023-03-23T12:24:22.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Removed or replaced remove/deprecated aspects in tests\n\nThe host, int64*, usm_restricted_shared_allocations, and\nusm_system_allocator aspects are either removed or deprecated in SYCL\n2020.\n\nThe implementations will be removed at a later date but the tests can\nbe updated to reflect the changes.","shortMessageHtmlLink":"Removed or replaced remove/deprecated aspects in tests"}},{"before":"ce55961b671d010b2c719646cd97b6eee61fc45b","after":"0045eb96d84e2a62cad9e0a179cc5133f81504c7","ref":"refs/heads/intel","pushedAt":"2023-03-23T11:04:53.969Z","pushType":"push","commitsCount":3,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL] Enable memory leak test (#1666)\n\nThe bug in ZeModule is fixed, so we need to re-enable memory leak test.\r\n\r\nSigned-off-by: Byoungro So <byoungro.so@intel.com>","shortMessageHtmlLink":"[SYCL] Enable memory leak test (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1626643569\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1666\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1666/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1666\">intel#1666</a>)"}},{"before":"e2d43302b6b4e436b1af01719dbc3b6fd9a3d049","after":"ce55961b671d010b2c719646cd97b6eee61fc45b","ref":"refs/heads/intel","pushedAt":"2023-03-22T18:06:49.483Z","pushType":"push","commitsCount":7,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL] Expand coverage of 2D USM tests (#1597)\n\nThis commit extends the current testing for 2D USM memory operations\r\nto also check for different combinations of pointer types and non-USM\r\npointers.\r\n\r\nSince there are more test cases, this commit also reduces the sizes of\r\nthe operations to avoid dramatic increases in execution time.\r\n\r\n---------\r\n\r\nSigned-off-by: Larsen, Steffen <steffen.larsen@intel.com>","shortMessageHtmlLink":"[SYCL] Expand coverage of 2D USM tests (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1586309336\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1597\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1597/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1597\">intel#1597</a>)"}},{"before":"2eced82592200d5b4ca302e59ac204572810868b","after":"3457ecf0b0b9f2bf442c03b66739e007ed318502","ref":"refs/heads/alamzeds/atomic_mem_orders_caps_fix_test","pushedAt":"2023-03-21T11:21:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Re-added cuda-specific test details","shortMessageHtmlLink":"Re-added cuda-specific test details"}},{"before":"5dc16c888b59e9d594fc672e6253e79fe7029908","after":"e2d43302b6b4e436b1af01719dbc3b6fd9a3d049","ref":"refs/heads/intel","pushedAt":"2023-03-21T11:10:36.258Z","pushType":"push","commitsCount":2,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL] [L0] Add test for per-thread per-queue immediate command lists. (#1642)","shortMessageHtmlLink":"[SYCL] [L0] Add test for per-thread per-queue immediate command lists. ("}},{"before":"4dd294ad0630ab066788ca42d973e0b15c024db9","after":"5dc16c888b59e9d594fc672e6253e79fe7029908","ref":"refs/heads/intel","pushedAt":"2023-03-20T14:46:09.010Z","pushType":"push","commitsCount":1,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL][ESIMD] Add tests for new raw send{s} API (#1664)\n\nSigned-off-by: Sarnie, Nick <nick.sarnie@intel.com>","shortMessageHtmlLink":"[SYCL][ESIMD] Add tests for new raw send{s} API (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1626179985\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1664\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1664/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1664\">intel#1664</a>)"}},{"before":"8e52381e7d14ca8fad73843299cb6b7355064b73","after":"2eced82592200d5b4ca302e59ac204572810868b","ref":"refs/heads/alamzeds/atomic_mem_orders_caps_fix_test","pushedAt":"2023-03-17T19:57:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Add level_zero and opencl backends to atomic_memory_order* tests\n\nNeed to adjust figures in acq_rel test to reduce work-group size so test\ncan be used with all backends and devices.","shortMessageHtmlLink":"Add level_zero and opencl backends to atomic_memory_order* tests"}},{"before":"de7dc0aa51d1ba535fcd74d12c36424900fd333b","after":"4dd294ad0630ab066788ca42d973e0b15c024db9","ref":"refs/heads/intel","pushedAt":"2023-03-17T19:53:51.880Z","pushType":"push","commitsCount":1,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL][Fusion] Test non-internalization if the pointer is stored (#1600)\n\nTest internalization is not performed when the argument to be internalized is stored.\r\n\r\nThe new `abort_internalization_stored_ptr.cpp` passes an `accessor` holding the input pointer to a `noinline` function, thus forcing the input pointer argument to be stored in an `accessor` struct being passed to such function.\r\n\r\n---------\r\n\r\nSigned-off-by: Victor Perez <victor.perez@codeplay.com>","shortMessageHtmlLink":"[SYCL][Fusion] Test non-internalization if the pointer is stored (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1587789893\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1600\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1600/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1600\">int…</a>"}},{"before":"df9cb59892d32f91d59f0b0327c34cd003210ac8","after":"de7dc0aa51d1ba535fcd74d12c36424900fd333b","ref":"refs/heads/intel","pushedAt":"2023-03-17T15:22:06.451Z","pushType":"push","commitsCount":1,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL][ESIMD]Add tests to validate lsc_block_load/store using 64 bit elements by default (#1590)\n\nCo-authored-by: Vyacheslav Klochkov <vyacheslav.n.klochkov@intel.com>","shortMessageHtmlLink":"[SYCL][ESIMD]Add tests to validate lsc_block_load/store using 64 bit …"}},{"before":"89ae9175cde8f4e1af3bf3b998781ff405af0fbc","after":"df9cb59892d32f91d59f0b0327c34cd003210ac8","ref":"refs/heads/intel","pushedAt":"2023-03-16T11:00:51.757Z","pushType":"push","commitsCount":3,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL] Reenable ZE_DEBUG=4 tests on Windows.  (#1662)\n\nZE_DEBUG=4 is working again on Windows. Therefore, am reenabling it on the tests that were previously marked UNSUPPORTED. Two of these leaks are now failing. Marked XFAIL.\r\n\r\nSigned-off-by: Perkins, Chris <chris.perkins@intel.com>","shortMessageHtmlLink":"[SYCL] Reenable ZE_DEBUG=4 tests on Windows. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1624400799\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1662\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1662/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1662\">intel#1662</a>)"}},{"before":"902ca19268333290548a68412014756bd711a4cb","after":"89ae9175cde8f4e1af3bf3b998781ff405af0fbc","ref":"refs/heads/intel","pushedAt":"2023-03-14T13:55:56.324Z","pushType":"push","commitsCount":4,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL] Add identityless reduction test cases (#1640)\n\nThis commit adds test cases to existing tests for testing reductions\r\nwhere the identity is unspecified and unknown.\r\n\r\n---------\r\n\r\nSigned-off-by: Larsen, Steffen <steffen.larsen@intel.com>","shortMessageHtmlLink":"[SYCL] Add identityless reduction test cases (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1613611929\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1640\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1640/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1640\">intel#1640</a>)"}},{"before":"ab3efc1321ead4c015bca294401c22a0bf85be39","after":"902ca19268333290548a68412014756bd711a4cb","ref":"refs/heads/intel","pushedAt":"2023-03-13T14:10:19.325Z","pushType":"push","commitsCount":4,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL] Update sycl complex testing (#1533)\n\nThis PR updates the tests for the experimental sycl complex implementation.\r\n\r\nIt tests the new unary operators `+` and `-`, the new functions `real` and `imag` and the variant of `conj`, `proj`, `arg`, `norm`, when the function is called with decimals as arguments.\r\n\r\nAn overload of `test_valid_types` which takes a template template parameter that takes two typename parameters has been introduced to support the new `deci_test_cases`.\r\n\r\nFinally, the `test_cases` structure has been renamed to `cplx_test_cases` to be coherent with the new `deci_test_cases`.\r\n\r\nDepends on: https://github.com/intel/llvm/pull/8068","shortMessageHtmlLink":"[SYCL] Update sycl complex testing (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1550722532\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1533\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1533/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1533\">intel#1533</a>)"}},{"before":"a45a7c5264745318202c7342f323f959deb371f7","after":"ab3efc1321ead4c015bca294401c22a0bf85be39","ref":"refs/heads/intel","pushedAt":"2023-03-10T16:02:05.802Z","pushType":"push","commitsCount":4,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[ESIMD][InvokeSimd] Add named barrier and SLM access tests (#1621)","shortMessageHtmlLink":"[ESIMD][InvokeSimd] Add named barrier and SLM access tests (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1601617263\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1621\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1621/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1621\">intel#1621</a>)"}},{"before":"a91b1d6765909f6aa3179c7062e3ec2683ef0ff2","after":"a45a7c5264745318202c7342f323f959deb371f7","ref":"refs/heads/intel","pushedAt":"2023-03-08T12:24:01.661Z","pushType":"push","commitsCount":6,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL] Adds tests for stream size functions within kernel code for device. (#1629)\n\nChecks that stream size functions within kernels running on device return the expected result.\r\n\r\n---------\r\n\r\nSigned-off-by: Maronas, Marcos <marcos.maronas@intel.com>","shortMessageHtmlLink":"[SYCL] Adds tests for stream size functions within kernel code for de…"}},{"before":"61a20a92cb85551e4b62f7cb878d9e3605ee0a55","after":"4bfeec093f20ba526fe64719d7314f950353120e","ref":"refs/heads/alamzeds/kernel-bundle-get-kernel-tests","pushedAt":"2023-03-07T14:33:02.001Z","pushType":"push","commitsCount":14,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"Removed kernel_bundle comparison check from test\n\nJust relying on the actual get_info calls themselves for equality comparison.","shortMessageHtmlLink":"Removed kernel_bundle comparison check from test"}},{"before":"417678985c2ebf102a0ac60dac806b61ee6907a2","after":"a91b1d6765909f6aa3179c7062e3ec2683ef0ff2","ref":"refs/heads/intel","pushedAt":"2023-03-07T14:29:09.816Z","pushType":"push","commitsCount":6,"pusher":{"login":"andylshort","name":"Andrew Lamzed-Short","path":"/andylshort","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/4923890?s=80&v=4"},"commit":{"message":"[SYCL] Disables gpu_max_wgs_error test for unsupported backends. (#1635)\n\nDisables gpu_max_wgs_error test for unsupported backends.\r\n\r\nSigned-off-by: Maronas, Marcos <marcos.maronas@intel.com>","shortMessageHtmlLink":"[SYCL] Disables gpu_max_wgs_error test for unsupported backends. (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1611771705\" data-permission-text=\"Title is private\" data-url=\"https://github.com/intel/llvm-test-suite/issues/1635\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/intel/llvm-test-suite/pull/1635/hovercard\" href=\"https://github.com/intel/llvm-test-suite/pull/1635\">int…</a>"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAADDMJbmgA","startCursor":null,"endCursor":null}},"title":"Activity · andylshort/llvm-test-suite"}