{"payload":{"header_redesign_enabled":false,"results":[{"id":"196991907","archived":false,"color":"#b2b7f8","followers":108,"has_funding_file":false,"hl_name":"WangXuan95/FPGA-FixedPoint","hl_trunc_description":"A Verilog fixed-point lib: custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库，提供算术运算、…","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":196991907,"name":"FPGA-FixedPoint","owner_id":20251744,"owner_login":"WangXuan95","updated_at":"2023-09-14T13:14:19.772Z","has_issues":true}},"sponsorable":false,"topics":["pipeline","rtl","arithmetic","verilog","systemverilog","fixedpoint"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":60,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AWangXuan95%252FFPGA-FixedPoint%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/WangXuan95/FPGA-FixedPoint/star":{"post":"e0hTJ2BQDXysYuKGcZVXYDaQEaBTP8VcEfbqahgwB6b09GYsYeWSBDMDLBX4u_9KrNQzTFTlN8K43NGOLWzjAQ"},"/WangXuan95/FPGA-FixedPoint/unstar":{"post":"w4dnP1k_Gv9CY5r7UMzIqo6hvRT0AQUvAAfPWKb6QZOW_qAFDqqEpcJ2a59zr2cXS7hVEj5BA4p4Cd5TXv0-cw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"sUmQRz6watGTjCstBq4pfQTCHEdMd5BR_ju4KO0ZylBiLTv17c80865bCMfrw9Z5VCksIwOp769YSun-STNMlA"}}},"title":"Repository search results"}