{"payload":{"header_redesign_enabled":false,"results":[{"id":"28090247","archived":false,"color":"#adb2cb","followers":520,"has_funding_file":false,"hl_name":"VLSI-EDA/PoC","hl_trunc_description":"IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…","language":"VHDL","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":28090247,"name":"PoC","owner_id":10209200,"owner_login":"VLSI-EDA","updated_at":"2020-11-29T14:01:37.438Z","has_issues":true}},"sponsorable":false,"topics":["python","asic","fpga","simulation","vhdl","verification","xilinx","synthesis","regression-testing","altera","hardware-designs","lattice","hardware-libraries","poc-library","vlsi","testbenches","hardware-modules","osvvm","uvvm","vunit"],"type":"Public","help_wanted_issues_count":2,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":61,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AVLSI-EDA%252FPoC%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/VLSI-EDA/PoC/star":{"post":"Ac7zlp-m_1YzE3b5gSuPffJ0mEosDlNKwnG2Vg--vFcGMxToLAxsvLXJLBjaoVdY6KjBY4qlXXffpkLYTP8PAw"},"/VLSI-EDA/PoC/unstar":{"post":"dBsnnQh9rCOxHtT3BhEovZNvCp5ZwMzkzdMiRKLQTD1kfuxNpLhWPFtlEMcwcx1sVkgke8ZkeTZIeQjDzzGHqg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"MaKYLPzgVkvd1qdGKq3EYTmRRR1D-R0UHf5XeyRd2C8izy5NSQI21L1gnNBkRi_H6j-5uZleFBRr8-Rrxet4-Q"}}},"title":"Repository search results"}