{"payload":{"header_redesign_enabled":false,"results":[{"id":"304030213","archived":false,"color":"#DAE1C2","followers":35,"has_funding_file":false,"hl_name":"ThalesGroup/cva6-softcore-contest","hl_trunc_description":"National RISC-V student contest CV32A6","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":304030213,"name":"cva6-softcore-contest","owner_id":42569525,"owner_login":"ThalesGroup","updated_at":"2024-05-20T17:44:17.105Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":50,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AThalesGroup%252Fcva6-softcore-contest%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/ThalesGroup/cva6-softcore-contest/star":{"post":"e2E8w4hXDNP1Zb-KX769Bg2USEVhRaZ5P0DcEzau4yjkARbOFWy4krQUHHCZCXVdMLlFFw2PqI97WG5kK9FPcA"},"/ThalesGroup/cva6-softcore-contest/unstar":{"post":"rIxRwd2RyX8hXxwa_ET2mzHLZ2YnaWaM5byzXu4UmFJS7nGvnKnAks_8rEsLe3M7gdxTB97qTSlcGg3C9zdcyA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"CAaTHSxXCa6R2TxQgAlqbHJbJu3EW--qE34t_Sjd_jWHpJwqBSodc2Op6RQsTbr5cC3g8Wg2ZPh2poym7MSitA"}}},"title":"Repository search results"}