{"payload":{"header_redesign_enabled":false,"results":[{"id":"289493756","archived":false,"color":"#b2b7f8","followers":33,"has_funding_file":false,"hl_name":"Tan-YiFan/DigitalLogic-Autumn2020","hl_trunc_description":"复旦大学 数字逻辑与部件设计实验 2020秋","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":289493756,"name":"DigitalLogic-Autumn2020","owner_id":42105405,"owner_login":"Tan-YiFan","updated_at":"2022-02-18T05:49:30.360Z","has_issues":true}},"sponsorable":false,"topics":["systemverilog","digital-circuit-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ATan-YiFan%252FDigitalLogic-Autumn2020%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Tan-YiFan/DigitalLogic-Autumn2020/star":{"post":"BNVY1D6l0FCcJIRpulSnbOzjNfWR7Y4IVWOHLuKKX2c2n5d3VnkQkwHF_PdocSS9QD3oskKdUtsU7n0NqjO-vw"},"/Tan-YiFan/DigitalLogic-Autumn2020/unstar":{"post":"QzgLzgPZBMklv_raBnO2-D9t2IYicjX8KnnUhv5vRd-H-HB8lfbfsVLxO9B7WAh28c6AetnMWDczZa8cbmUiJQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"1OtLW1D6irUWt7oayAxmt5_cyY7H9RIrjhTxwWLlCLijmJhfOYETfj0dnHJhC7VGuQdgFgkUE4EcGgwJw8avPA"}}},"title":"Repository search results"}