{"payload":{"header_redesign_enabled":false,"results":[{"id":"700364374","archived":false,"color":"#adb2cb","followers":7,"has_funding_file":false,"hl_name":"SinaKarvandi/hardware-design-stack","hl_trunc_description":"The source codes used in the blog post available at: <a href=\"https://rayanfam.com/topics/hardware-design-stack/\" rel=\"nofollow\">https://rayanfam.com/topics/hardware-design-stack/</a>","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":700364374,"name":"hardware-design-stack","owner_id":13383992,"owner_login":"SinaKarvandi","updated_at":"2023-10-08T09:16:47.226Z","has_issues":true}},"sponsorable":false,"topics":["asic","fpga","vhdl","chisel","chisel3","verilog","vivado","gtkwave","modelsim","netlist","verilator","vivado-hls","asic-design","vitis","openram","openlane","vitis-hls"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":76,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ASinaKarvandi%252Fhardware-design-stack%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/SinaKarvandi/hardware-design-stack/star":{"post":"u9-ct1ll2-L4OipZCF_fOvAPZQ0rlKktC1xwsTvkpRRlVfWHdwX1Z-wYLmSvEPXmjs0I1x6pnE58-ctesnpS-g"},"/SinaKarvandi/hardware-design-stack/unstar":{"post":"X0sKQxkDnAcHdYwX-7LQ5SuM2s8X24n1Yu9YX7H7icJx1y8KTSZc0WE4NfSVjaSAJtgBWJ-hv7RV8esYM6Dysg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"cxmkeeetKRTXiJmr6sGrlmSvrtJ6b-lmuAnYSn3oWBgrMcqK1qyDvIjA6Z0As6qhKixrQwjD7md79D7edOv4bw"}}},"title":"Repository search results"}