{"payload":{"header_redesign_enabled":false,"results":[{"id":"735638306","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"RobertChienShiba/Single-cycle-CPU","hl_trunc_description":null,"language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":735638306,"name":"Single-cycle-CPU","owner_id":84099810,"owner_login":"RobertChienShiba","updated_at":"2024-01-04T19:25:38.436Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ARobertChienShiba%252FSingle-cycle-CPU%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/RobertChienShiba/Single-cycle-CPU/star":{"post":"0KKpb5YZrgKnGDsABRXSTG-kKZpqRDoz6lSzWVIZPj-gF1_jLEEWlxKX2-LcDGrfBtrmYXK5denbM0VgjklvEg"},"/RobertChienShiba/Single-cycle-CPU/unstar":{"post":"vC4hZAA7sYE3UyYK5FQxN5htzkOyDiNrPNmt2IBfaSHW6FM4AE69ddP7xIQUJAM7nz4CdQ5CbQyFH_I-pTKT1g"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"IXIjNgnOqK3jaASV08j4eI0nUospHqfmBPDkLMHtSo_t7amnwWMZaLbYOfEhX3vIqPJU_VCaGiXpEyL-XipgGA"}}},"title":"Repository search results"}