{"payload":{"header_redesign_enabled":false,"results":[{"id":"78653596","archived":false,"color":"#DAE1C2","followers":273,"has_funding_file":false,"hl_name":"RoaLogic/RV12","hl_trunc_description":"RISC-V CPU Core","language":"SystemVerilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":78653596,"name":"RV12","owner_id":15771959,"owner_login":"RoaLogic","updated_at":"2024-05-10T02:37:01.690Z","has_issues":true}},"sponsorable":false,"topics":["cpu","risc-v","32-bit","64bit"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":74,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ARoaLogic%252FRV12%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/RoaLogic/RV12/star":{"post":"0fWAHIOfMf2ok2HSyiWBlzCX6-CcvP8Xnl1l8F_41TIqgDv1VwSqaQko09_NYK7Q-nHHUnbW6GMmkxpDPeQd7w"},"/RoaLogic/RV12/unstar":{"post":"auyQ9Wj31yOU91_YK9nSXUDdKFvTORIko4Bw6Wa0m5AJAaU7jxQGlqB5grQ-iQCS0mIDsdKaLh2r3ki5zRgEsA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"idEd_1kL9v1YWf519wm3Miufs_rVU-LOK9RUuKj-YQ5vlsaYHRROMQZDXoAkGcbkhF4XoKopAM7yiJP49arYrA"}}},"title":"Repository search results"}