-
Notifications
You must be signed in to change notification settings - Fork 32
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
FPGA #62
Comments
Generally, no. Both the HW and SW interfaces expected by the majority of the code here depend on the existence of a standard shell around the PCIe device. There may be pieces you can reuse. |
I am a digitial ic designer. Due to the shortage of GPU in the market, I am entrusted by my friend’s company to develop this project. We purchase stratix 10 MX deveice is very large( at least 1000pcs every month). It is may be not large for asics.However,For FPGA it's large. Now we are developing the project, Can you open source a standard interface bettween HW with SW? May be i can develop something for every Intel FPGA devices to use OPAE.I think it is also very meaningful to Intel FPGA. |
Please send me email directly (Michael.Adler@intel.com) with some details of the board and device you are using, whether you are using HLS or RTL, what you are planning to deploy, etc. and I will try to connect you with the right groups. |
Hello ,,,
I am using Intel ® Stratix ® 10 MX FPGA Development Kit for ETH miner. Can i computer use this OPAE software to communicate with my FPGA board to accelerate my ethash algorithm ?
Thanks.
The text was updated successfully, but these errors were encountered: