{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":479109509,"defaultBranch":"main","name":"dfl-feature-id","ownerLogin":"OFS","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2022-04-07T18:46:34.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/111590853?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1713818737.0","currentOid":""},"activityList":{"items":[{"before":"28628ca4252cba984e59eeadba4b63ad9f688211","after":null,"ref":"refs/heads/pcolberg/d5005","pushedAt":"2024-04-22T20:45:37.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"pcolberg","name":"Peter Colberg","path":"/pcolberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/73602623?s=80&v=4"}},{"before":"d69184d4536600154cd0ce7d5e18b3c259d2a627","after":"d16f31c18c3afd538935a272fdeb252bccf3a21f","ref":"refs/heads/main","pushedAt":"2024-04-22T20:45:33.000Z","pushType":"pr_merge","commitsCount":2,"pusher":{"login":"pcolberg","name":"Peter Colberg","path":"/pcolberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/73602623?s=80&v=4"},"commit":{"message":"dfl-pci-ids: add PCI subdevice ID for Intel D5005 card\n\nAdd PCI subdevice ID for the Intel D5005 Stratix 10 FPGA card as used\nwith the Open FPGA Stack (OFS) FPGA Interface Manager (FIM).\n\nUnlike the Intel D5005 PAC FIM which exposed a separate PCI device ID,\nthe OFS FIM reuses the same device ID for all DFL-based FPGA cards and\ndifferentiates on the subdevice ID. The subdevice ID values were chosen\nas the numeric part of the FPGA card names in hexadecimal.\n\nSigned-off-by: Peter Colberg <peter.colberg@intel.com>","shortMessageHtmlLink":"dfl-pci-ids: add PCI subdevice ID for Intel D5005 card"}},{"before":null,"after":"28628ca4252cba984e59eeadba4b63ad9f688211","ref":"refs/heads/pcolberg/d5005","pushedAt":"2024-04-22T20:40:51.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"pcolberg","name":"Peter Colberg","path":"/pcolberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/73602623?s=80&v=4"},"commit":{"message":"dfl-pci-ids: add PCI subdevice ID for Intel D5005 card\n\nAdd PCI subdevice ID for the Intel D5005 Stratix 10 FPGA card as used\nwith the Open FPGA Stack (OFS) FPGA Interface Manager (FIM).\n\nUnlike the Intel D5005 PAC FIM which exposed a separate PCI device ID,\nthe OFS FIM reuses the same device ID for all DFL-based FPGA cards and\ndifferentiates on the subdevice ID. The subdevice ID values were chosen\nas the numeric part of the FPGA card names in hexadecimal.\n\nSigned-off-by: Peter Colberg <peter.colberg@intel.com>","shortMessageHtmlLink":"dfl-pci-ids: add PCI subdevice ID for Intel D5005 card"}},{"before":"7c9ae6a853b0788afb5e46d06722b473e5f9e81b","after":"d69184d4536600154cd0ce7d5e18b3c259d2a627","ref":"refs/heads/main","pushedAt":"2024-01-02T18:32:28.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"fpgamatt","name":null,"path":"/fpgamatt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60489088?s=80&v=4"},"commit":{"message":"Add child AFU feature ID and AFU parameter ID list\n\nA child is a part of a multi-ported AFU. One parent AFU on a different\nport points to the child.\n\nChange child to 2\n\nSigned-off-by: Michael Adler <michael.adler@intel.com>","shortMessageHtmlLink":"Add child AFU feature ID and AFU parameter ID list"}},{"before":null,"after":"7c9ae6a853b0788afb5e46d06722b473e5f9e81b","ref":"refs/heads/fpgamatt/cxl-cache-id","pushedAt":"2023-12-12T16:11:02.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"fpgamatt","name":null,"path":"/fpgamatt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60489088?s=80&v=4"},"commit":{"message":"update feature id for SGDMA and add CXL Cache IP\n\nThe CXL Cache IP used the feature id of 0x25; so changing\nthe feature id of SGDMA to 0x26.\n\nSigned-off-by: Matthew Gerlach <matthew.gerlach@linux.intel.com>","shortMessageHtmlLink":"update feature id for SGDMA and add CXL Cache IP"}},{"before":"0dd040b8acd8ffff9b7f213eec07c56f77be3965","after":"7c9ae6a853b0788afb5e46d06722b473e5f9e81b","ref":"refs/heads/main","pushedAt":"2023-12-12T16:10:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"fpgamatt","name":null,"path":"/fpgamatt","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/60489088?s=80&v=4"},"commit":{"message":"update feature id for SGDMA and add CXL Cache IP\n\nThe CXL Cache IP used the feature id of 0x25; so changing\nthe feature id of SGDMA to 0x26.\n\nSigned-off-by: Matthew Gerlach <matthew.gerlach@linux.intel.com>","shortMessageHtmlLink":"update feature id for SGDMA and add CXL Cache IP"}},{"before":"717fcf274f95e916d547ba87d81a144777737c44","after":"0dd040b8acd8ffff9b7f213eec07c56f77be3965","ref":"refs/heads/main","pushedAt":"2023-09-27T15:32:49.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"rweight","name":"Russ Weight","path":"/rweight","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/18725985?s=80&v=4"},"commit":{"message":"Update dfl-feature-ids.rst\n\nto add DFH feature ID for Scalable Scatter-Gather DMA Intel FPGA IP","shortMessageHtmlLink":"Update dfl-feature-ids.rst"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEN2xXOQA","startCursor":null,"endCursor":null}},"title":"Activity · OFS/dfl-feature-id"}