{"payload":{"header_redesign_enabled":false,"results":[{"id":"399573605","archived":false,"color":"#b2b7f8","followers":95,"has_funding_file":false,"hl_name":"NYU-MLDA/OpenABC","hl_trunc_description":"OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":399573605,"name":"OpenABC","owner_id":82968396,"owner_login":"NYU-MLDA","updated_at":"2023-09-20T17:06:49.413Z","has_issues":true}},"sponsorable":false,"topics":["deep-learning","benchmarks","datasets","logic-synthesis","graph-machine-learning","electronics-design","graph-neural-networks","boolean-optimization","electronics-design-automation","openabc-d","bulls-eye","logic-synthesis-benchmarks","circuit-benchmarks"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":98,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253ANYU-MLDA%252FOpenABC%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/NYU-MLDA/OpenABC/star":{"post":"hp7ZuziVFVs33at_uJbuqAg-r-VrbeFGXrKAU-GAGdB_Ymd0iuSgrmcfYqx8cxv1uWlTKOb55G9Kat57YYwjvg"},"/NYU-MLDA/OpenABC/unstar":{"post":"oq26ABplfI_TkmA-DpOAUTJB1hyfvJzWWNSo2CGtukYYqlHrMYMgJ-cb6t6pTNKvVlBVOZ8ainRT1lW6UzUFpg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"mCJEuhXsf0lRwbIwGJENNrbqslkTq6W4oRFgwNPGnQ4qt0J623a2dT3iwFpSDUBviC9zh_e8FwDaDe4O9TU2hw"}}},"title":"Repository search results"}