{"payload":{"header_redesign_enabled":false,"results":[{"id":"42990634","archived":true,"color":"#f34b7d","followers":331,"has_funding_file":false,"hl_name":"MIPT-ILab/mipt-mips","hl_trunc_description":"Cycle-accurate pre-silicon simulator of RISC-V and MIPS CPUs","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":42990634,"name":"mipt-mips","owner_id":13999586,"owner_login":"MIPT-ILab","updated_at":"2022-06-11T19:37:44.145Z","has_issues":true}},"sponsorable":false,"topics":["simulator","cpu","pipeline","mips","simulation","mipt","cpu-cache","optimizations","computer-architecture","risc","cpu-model","risc-v","branch-prediction","computer-architecture-lesson","branch-predictor","clock-precise","pre-silicon","mips-binutils","prediction-algorithms"],"type":"Public archive","help_wanted_issues_count":0,"good_first_issue_issues_count":12,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":118,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AMIPT-ILab%252Fmipt-mips%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/MIPT-ILab/mipt-mips/star":{"post":"G7vwsX0XIgl4Xl-mWTPS349rNvPtERBg_YBcq2s5M6nvtayma32p_5hwh5G99-drfUYfoypJspEy0VzlT_c1Tw"},"/MIPT-ILab/mipt-mips/unstar":{"post":"QRSvkBCo0njC2l9qgBW3JJoQaB0x87EtCboXr2x6Q_YkgoaZOqQCOTodf8fgtIlwSqt6S8pFsxdi0QoFDIVxnA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"TOUX5WdM3YSU3Mt9kdEJ481irXppjl8Ru2dL5w_Sa4uGtoQXTZd2Zxd0ntl_0CXtKQ4CWHhSho5fWruRLHliHg"}}},"title":"Repository search results"}