{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":713589347,"defaultBranch":"main","name":"msr-genie","ownerLogin":"LLNL","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-11-02T20:40:16.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/5921419?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1707180848.0","currentOid":""},"activityList":{"items":[{"before":null,"after":"db37ef6f5687b25a444034fb2ab26e81cff94875","ref":"refs/heads/rename-amd-zen3","pushedAt":"2024-02-06T00:54:08.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"slabasan","name":"Stephanie Labasan Brink","path":"/slabasan","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5253432?s=80&v=4"},"commit":{"message":"remove leading 0 in AMD Zen3 safelist","shortMessageHtmlLink":"remove leading 0 in AMD Zen3 safelist"}},{"before":null,"after":"9085f3c3fa516cff6803fc9b546872f1ba999093","ref":"refs/heads/ignore-safelist","pushedAt":"2024-02-06T00:53:13.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"slabasan","name":"Stephanie Labasan Brink","path":"/slabasan","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5253432?s=80&v=4"},"commit":{"message":"add safelist to gitignore","shortMessageHtmlLink":"add safelist to gitignore"}},{"before":"4775bcd742fad8ed66b6b10c5ec2c9b31b909f28","after":"2acf7060d3fa727f1f46de40da487c9bc78a4831","ref":"refs/heads/main","pushedAt":"2024-02-06T00:47:52.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"slabasan","name":"Stephanie Labasan Brink","path":"/slabasan","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5253432?s=80&v=4"},"commit":{"message":"Add AMD zen3 MSRs, fix Intel tables with missing bit (#1)\n\n* updated README to include msr-safe allowlist generator to be included within msr-genie rather than a separate script, updated MSRs 610H to include bitfields and 1A0H to include missing bit 17\r\n\r\n* readme fix\r\n\r\n* add AMD zen3 data\r\n\r\n* added amd to genie, currently loads all parsed data and prints in debug mode\r\n\r\n* include cstring header in CLIGenie\r\n\r\n* added msr scan class to msr genie and to CLI interface\r\n\r\n* added msr check function for Intel/AMD, return value functions for AMD msrs\r\n\r\n* add octomoremsrs.txt\r\n\r\n* added name to msrscan readout\r\n\r\n* added undocumented msr txt file\r\n\r\n* Delete undocumented_msr_check.cpp\r\n\r\n* Delete octomoreundocumented.txt\r\n\r\n* Delete octomoremsrs.txt\r\n\r\n* added messaged to CLIGenie help menu\r\n\r\n* add amd to allowlist generator function\r\n\r\n* fixed spacing issue in AMD zen3 allowlist and remove brackets from MSR description\r\n\r\n* expand AMD msr bracket notation and format to match existing allowlist format\r\n\r\n* sorted amd msrs properly\r\n\r\n* fixed amd msr format\r\n\r\n* moved all msrscan changes to separate branch.\r\n\r\n* manual cleanup\r\n\r\n* astyle format\r\n\r\n* update name of amd safelist\r\n\r\n* fixes\r\n\r\n* formatting\r\n\r\n---------\r\n\r\nCo-authored-by: Kyle Fan <fan10@llnl.gov>\r\nCo-authored-by: Stephanie Brink <brink2@llnl.gov>","shortMessageHtmlLink":"Add AMD zen3 MSRs, fix Intel tables with missing bit (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1976869866\" data-permission-text=\"Title is private\" data-url=\"https://github.com/LLNL/msr-genie/issues/1\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/LLNL/msr-genie/pull/1/hovercard\" href=\"https://github.com/LLNL/msr-genie/pull/1\">#1</a>)"}},{"before":null,"after":"4775bcd742fad8ed66b6b10c5ec2c9b31b909f28","ref":"refs/heads/main","pushedAt":"2023-11-02T20:40:41.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"slabasan","name":"Stephanie Labasan Brink","path":"/slabasan","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/5253432?s=80&v=4"},"commit":{"message":"add license info, code cleanup for release","shortMessageHtmlLink":"add license info, code cleanup for release"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD8teHDQA","startCursor":null,"endCursor":null}},"title":"Activity · LLNL/msr-genie"}