We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Hi it seems the changes needed for 2021-2023 is minor.
diff --git a/examples/alpha250/adc-dac-dma/block_design.tcl b/examples/alpha250/adc-dac-dma/block_design.tcl index e28f2090..edb64099 100644 --- a/examples/alpha250/adc-dac-dma/block_design.tcl +++ b/examples/alpha250/adc-dac-dma/block_design.tcl @@ -152,6 +152,7 @@ exclude_bd_addr_seg [get_bd_addr_segs axi_dma_0/Data_S2MM/SEG_ps_0_HP0_DDR_LOWOC # S2MM on HP0 assign_bd_address [get_bd_addr_segs {ps_0/S_AXI_HP2/HP2_DDR_LOWOCM }] +assign_bd_address -target_address_space /axi_dma_0/Data_S2MM [get_bd_addr_segs ps_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force set_property range [get_memory_range ram_s2mm] [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_ps_0_HP2_DDR_LOWOCM}] set_property offset [get_memory_offset ram_s2mm] [get_bd_addr_segs {axi_dma_0/Data_S2MM/SEG_ps_0_HP2_DDR_LOWOCM}] exclude_bd_addr_seg [get_bd_addr_segs axi_dma_0/Data_SG/SEG_ps_0_HP2_DDR_LOWOCM]
diff --git a/boards/alpha250/board.mk b/boards/alpha250/board.mk index 92eb425d..f9cab7e9 100644 --- a/boards/alpha250/board.mk +++ b/boards/alpha250/board.mk @@ -3,10 +3,10 @@ UBOOT_CONFIG = zynq_alpha250_defconfig ZYNQ_TYPE ?= zynq UBOOT_TAG := xilinx-uboot-v$(VIVADO_VERSION) LINUX_TAG := xilinx-linux-v$(VIVADO_VERSION) -DTREE_TAG := xilinx-v$(VIVADO_VERSION) +DTREE_TAG := xilinx_v$(VIVADO_VERSION) UBOOT_URL := https://github.com/Xilinx/u-boot-xlnx/archive/xilinx-v$(VIVADO_VERSION).tar.gz -LINUX_URL := https://github.com/Xilinx/linux-xlnx/archive/xilinx-v$(VIVADO_VERSION).tar.gz -DTREE_URL := https://github.com/Xilinx/device-tree-xlnx/archive/$(DTREE_TAG).tar.gz +LINUX_URL := https://github.com/Xilinx/linux-xlnx/archive/refs/tags/xilinx-v$(VIVADO_VERSION).tar.gz +DTREE_URL := https://github.com/Xilinx/device-tree-xlnx/archive/refs/tags/$(DTREE_TAG).tar.gz -FSBL_PATH := $(OS_PATH)/alpha/fsbl \ No newline at end of file +FSBL_PATH := $(OS_PATH)/alpha/fsbl
It seems xilinx was a bit naugthy and changed the paths, also for device tree source, it went from "xilinx-v" to "xilinx_v" from 2021.1.
The text was updated successfully, but these errors were encountered:
rsarwar87@23259e9 rsarwar87@6386bc6
:)
Sorry, something went wrong.
No branches or pull requests
Hi it seems the changes needed for 2021-2023 is minor.
It seems xilinx was a bit naugthy and changed the paths, also for device tree source, it went from "xilinx-v" to "xilinx_v" from 2021.1.
The text was updated successfully, but these errors were encountered: