{"payload":{"header_redesign_enabled":false,"results":[{"id":"174155074","archived":false,"color":"#b2b7f8","followers":30,"has_funding_file":false,"hl_name":"JeffDeCola/my-verilog-examples","hl_trunc_description":"A place to keep my synthesizable verilog examples.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":174155074,"name":"my-verilog-examples","owner_id":21114977,"owner_login":"JeffDeCola","updated_at":"2023-07-10T07:36:17.121Z","has_issues":true}},"sponsorable":false,"topics":["simulator","asic","fpga","hardware","waveform","verilog","xilinx","synthesis","vivado","systemverilog","gtkwave","hdl","iverilog","hardware-description-language","verilog-simulator","asic-design","synthesize","hardware-architecture"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AJeffDeCola%252Fmy-verilog-examples%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/JeffDeCola/my-verilog-examples/star":{"post":"i4RbHpUz3m1RAFXZvx3F5_I--nybUHTkslxdR8UTm8ZEdtTWxkWJBgAdotkR2ZDyqfPDDiLvm_OuX9XnTjC4lw"},"/JeffDeCola/my-verilog-examples/unstar":{"post":"F_C9iEBuEZKoCte3ghzgR6VYbddj0RDAKZvpfuD3iM7pxX8MA0GBcj4eghBF7El6OX6N-3gjGdYk1Py2Q5qFuA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"aY5hPg8aplJ4uYF0fVHs-r1L2Brk-sJimtX-SooZQlu2c2sJhkuWiravTbmhaeLLV-NA-8p4Fkso1wg-SXNdAQ"}}},"title":"Repository search results"}