{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":753624832,"defaultBranch":"main","name":"Pipelined-Mips-Processor-Using-Verilog","ownerLogin":"IEEE-NITK","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2024-02-06T13:47:35.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/8426268?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1711030746.0","currentOid":""},"activityList":{"items":[{"before":"aba6e60f295045114a14366e4f4f69ef2b19303f","after":"58d8d98a8f069a8ee7b70b0fd73bd1baf7b360e2","ref":"refs/heads/main","pushedAt":"2024-04-23T04:18:54.000Z","pushType":"pr_merge","commitsCount":7,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Merge pull request #10 from IEEE-NITK/develop\n\nDevelop","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2257907756\" data-permission-text=\"Title is private\" data-url=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/issues/10\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/10/hovercard\" href=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/10\">#10</a> from IEEE-NITK/develop"}},{"before":null,"after":"8fabb5f9caafb17b0e5be88a31a5177d0eefce51","ref":"refs/heads/pipelining","pushedAt":"2024-03-21T14:19:06.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"testbench changes reverted","shortMessageHtmlLink":"testbench changes reverted"}},{"before":"8fabb5f9caafb17b0e5be88a31a5177d0eefce51","after":null,"ref":"refs/heads/pipelining","pushedAt":"2024-03-21T14:19:03.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"}},{"before":"5d3d33be9194ed328681c3286c581b40ef9b72cc","after":null,"ref":"refs/heads/verilog","pushedAt":"2024-03-17T18:02:13.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"}},{"before":null,"after":"5d3d33be9194ed328681c3286c581b40ef9b72cc","ref":"refs/heads/verilog","pushedAt":"2024-03-17T16:55:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"added verilog code","shortMessageHtmlLink":"added verilog code"}},{"before":"70303f92e9d43179b51fa8b2915f4b45e26b072a","after":"a0008ae9709c515cfd6920af6f5e5eab0812b9c1","ref":"refs/heads/develop","pushedAt":"2024-03-17T16:35:56.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Merge pull request #9 from IEEE-NITK/pipelining\n\nBug fixing","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2190754267\" data-permission-text=\"Title is private\" data-url=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/issues/9\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/9/hovercard\" href=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/9\">#9</a> from IEEE-NITK/pipelining"}},{"before":"9ad48baec7bca66f0d2cb37b2f9b43731887289c","after":"8fabb5f9caafb17b0e5be88a31a5177d0eefce51","ref":"refs/heads/pipelining","pushedAt":"2024-03-17T16:33:36.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"testbench changes reverted","shortMessageHtmlLink":"testbench changes reverted"}},{"before":"70303f92e9d43179b51fa8b2915f4b45e26b072a","after":"9ad48baec7bca66f0d2cb37b2f9b43731887289c","ref":"refs/heads/pipelining","pushedAt":"2024-03-17T16:19:39.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Correcting mismatched port arguments","shortMessageHtmlLink":"Correcting mismatched port arguments"}},{"before":null,"after":"70303f92e9d43179b51fa8b2915f4b45e26b072a","ref":"refs/heads/pipelining","pushedAt":"2024-03-16T18:08:44.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Merge pull request #8 from IEEE-NITK/verilog\n\nSingle cycled processor","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2190160209\" data-permission-text=\"Title is private\" data-url=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/issues/8\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/8/hovercard\" href=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/8\">#8</a> from IEEE-NITK/verilog"}},{"before":"07d8995d53da967d10697afb21a086b5419a60d2","after":"aba6e60f295045114a14366e4f4f69ef2b19303f","ref":"refs/heads/main","pushedAt":"2024-03-16T18:04:50.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Add files via upload\n\nthis is the reference image of our project","shortMessageHtmlLink":"Add files via upload"}},{"before":"5d3d33be9194ed328681c3286c581b40ef9b72cc","after":null,"ref":"refs/heads/verilog","pushedAt":"2024-03-16T17:59:41.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"}},{"before":"aba6e60f295045114a14366e4f4f69ef2b19303f","after":"70303f92e9d43179b51fa8b2915f4b45e26b072a","ref":"refs/heads/develop","pushedAt":"2024-03-16T17:59:32.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Merge pull request #8 from IEEE-NITK/verilog\n\nSingle cycled processor","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2190160209\" data-permission-text=\"Title is private\" data-url=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/issues/8\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/8/hovercard\" href=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/8\">#8</a> from IEEE-NITK/verilog"}},{"before":"e1b6aeb0c5b2185a25acae287b67f3ba52a763bc","after":"5d3d33be9194ed328681c3286c581b40ef9b72cc","ref":"refs/heads/verilog","pushedAt":"2024-03-15T14:54:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Abhinav1289821","name":"BYSANI ABHINAV","path":"/Abhinav1289821","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/128054680?s=80&v=4"},"commit":{"message":"added verilog code","shortMessageHtmlLink":"added verilog code"}},{"before":null,"after":"e1b6aeb0c5b2185a25acae287b67f3ba52a763bc","ref":"refs/heads/verilog","pushedAt":"2024-03-12T15:06:58.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Abhinav1289821","name":"BYSANI ABHINAV","path":"/Abhinav1289821","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/128054680?s=80&v=4"},"commit":{"message":"added verilog code","shortMessageHtmlLink":"added verilog code"}},{"before":"bc5612179b3707bdf2ba48577d84c429b291849a","after":null,"ref":"refs/heads/documentation","pushedAt":"2024-02-09T18:21:56.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"}},{"before":"9b8d66f09d4ce5e0f8b251bca7eb0edfcf6dafb8","after":null,"ref":"refs/heads/revert-7-documentation","pushedAt":"2024-02-09T18:20:50.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"}},{"before":null,"after":"bc5612179b3707bdf2ba48577d84c429b291849a","ref":"refs/heads/documentation","pushedAt":"2024-02-09T18:20:25.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Updating documentation","shortMessageHtmlLink":"Updating documentation"}},{"before":null,"after":"9b8d66f09d4ce5e0f8b251bca7eb0edfcf6dafb8","ref":"refs/heads/revert-7-documentation","pushedAt":"2024-02-09T18:18:27.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Revert \"Documentation\"","shortMessageHtmlLink":"Revert \"Documentation\""}},{"before":"de8e33ba5687902460e788d7c6af299c32a18a81","after":"aba6e60f295045114a14366e4f4f69ef2b19303f","ref":"refs/heads/develop","pushedAt":"2024-02-09T15:20:44.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Abhinav1289821","name":"BYSANI ABHINAV","path":"/Abhinav1289821","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/128054680?s=80&v=4"},"commit":{"message":"Add files via upload\n\nthis is the reference image of our project","shortMessageHtmlLink":"Add files via upload"}},{"before":"bc5612179b3707bdf2ba48577d84c429b291849a","after":null,"ref":"refs/heads/documentation","pushedAt":"2024-02-09T15:08:54.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"Abhinav1289821","name":"BYSANI ABHINAV","path":"/Abhinav1289821","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/128054680?s=80&v=4"}},{"before":"07d8995d53da967d10697afb21a086b5419a60d2","after":"de8e33ba5687902460e788d7c6af299c32a18a81","ref":"refs/heads/develop","pushedAt":"2024-02-09T15:08:44.000Z","pushType":"pr_merge","commitsCount":3,"pusher":{"login":"Abhinav1289821","name":"BYSANI ABHINAV","path":"/Abhinav1289821","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/128054680?s=80&v=4"},"commit":{"message":"Merge pull request #7 from IEEE-NITK/documentation\n\nDocumentation","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2127327760\" data-permission-text=\"Title is private\" data-url=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/issues/7\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/7/hovercard\" href=\"https://github.com/IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog/pull/7\">#7</a> from IEEE-NITK/documentation"}},{"before":"24c014420f6cd696a727a1df768381e6dc1673d0","after":"bc5612179b3707bdf2ba48577d84c429b291849a","ref":"refs/heads/documentation","pushedAt":"2024-02-09T15:02:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"Abhinav1289821","name":"BYSANI ABHINAV","path":"/Abhinav1289821","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/128054680?s=80&v=4"},"commit":{"message":"Updating documentation","shortMessageHtmlLink":"Updating documentation"}},{"before":null,"after":"24c014420f6cd696a727a1df768381e6dc1673d0","ref":"refs/heads/documentation","pushedAt":"2024-02-09T14:06:40.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"Abhinav1289821","name":"BYSANI ABHINAV","path":"/Abhinav1289821","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/128054680?s=80&v=4"},"commit":{"message":"i think it is done","shortMessageHtmlLink":"i think it is done"}},{"before":"07d8995d53da967d10697afb21a086b5419a60d2","after":null,"ref":"refs/heads/demo","pushedAt":"2024-02-06T14:34:43.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"}},{"before":null,"after":"07d8995d53da967d10697afb21a086b5419a60d2","ref":"refs/heads/demo","pushedAt":"2024-02-06T14:32:23.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Adding README.md file","shortMessageHtmlLink":"Adding README.md file"}},{"before":null,"after":"07d8995d53da967d10697afb21a086b5419a60d2","ref":"refs/heads/develop","pushedAt":"2024-02-06T14:30:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Adding README.md file","shortMessageHtmlLink":"Adding README.md file"}},{"before":null,"after":"07d8995d53da967d10697afb21a086b5419a60d2","ref":"refs/heads/main","pushedAt":"2024-02-06T14:15:14.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"vishnu-05-03","name":"Vishnu","path":"/vishnu-05-03","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/97302887?s=80&v=4"},"commit":{"message":"Adding README.md file","shortMessageHtmlLink":"Adding README.md file"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEN6c2agA","startCursor":null,"endCursor":null}},"title":"Activity · IEEE-NITK/Pipelined-Mips-Processor-Using-Verilog"}