{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":205881573,"defaultBranch":"master","name":"ibex","ownerLogin":"GregAC","currentUserCanPush":false,"isFork":true,"isEmpty":false,"createdAt":"2019-09-02T15:05:36.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/471032?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1709820284.0","currentOid":""},"activityList":{"items":[{"before":null,"after":"ccfef404dfa60548ae879391c8e63e0d47c5376e","ref":"refs/heads/mem_response_check","pushedAt":"2024-03-07T14:04:44.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[rtl] Guard against false memory responses for secure configurations\n\nWith this change all memory responses are only acted on if Ibex is\nexpecting them for all secure configurations. Previously an error\nresponse that was injected onto the bus would trigger an exception that\nshouldn't occur (in particular breaking the functioning of the multiply\nstate machine). In addition for configurations without the writeback\nstage an injected load data response could trigger an incorrect write to\nthe register file.\n\nThis is only applied to the secure configurations, non-secure\nconfigurations assume correct adherence to the bus protocol meaning a\nresponse will only be seen if a request is outstanding.","shortMessageHtmlLink":"[rtl] Guard against false memory responses for secure configurations"}},{"before":"17bad40e297f1a4174b6265d9b17c9574d988a7a","after":null,"ref":"refs/heads/lowrisc_ip_update","pushedAt":"2024-03-01T11:02:43.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"}},{"before":null,"after":"17bad40e297f1a4174b6265d9b17c9574d988a7a","ref":"refs/heads/lowrisc_ip_update","pushedAt":"2024-02-29T18:11:30.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[rtl] Update use of prim_count following port changes\n\nThe latest version of `prim_count` from OpenTitan introduces a\n`commit_i` input. To retain the behaviour of the previous `prim_count`\nthis should be set to a constant 1.\n\nThe `cnt_next_o` output has been renamed to `cnt_after_commit_o`.","shortMessageHtmlLink":"[rtl] Update use of prim_count following port changes"}},{"before":"87dfd07f98749e8c0c82b3ffd2783758699cec68","after":"5a8a1a99930afbb9efe107ff2c80d482239d7a5f","ref":"refs/heads/master","pushedAt":"2024-02-29T17:22:00.000Z","pushType":"push","commitsCount":141,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[tracer] Fix reporting of load/store data\n\nModify tracer to use the appropriate read/write masks when logging\nload/store traffic from the Load Store Unit.\n\nSigned-off-by: Adrian Lees <a.lees@lowrisc.org>","shortMessageHtmlLink":"[tracer] Fix reporting of load/store data"}},{"before":"81867f8279c5031b9300cadf85b83beb6b10cc1a","after":"d52cfdb7b5a13085493a50ed5c213e066f2a25c6","ref":"refs/heads/centos_fixes","pushedAt":"2024-02-06T16:23:24.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv] Output VCS simulation log to file\n\nThe DV flow is expecting log files to be produced with a particular file\nname, without it the reporting mechanisms do not work correctly. This\nadds VCS log output to a named rather rather than just capturing stdout.","shortMessageHtmlLink":"[dv] Output VCS simulation log to file"}},{"before":"7886519e799e664e6b390cb1aec95facee86419a","after":null,"ref":"refs/heads/misc_fixes","pushedAt":"2024-02-06T08:56:08.000Z","pushType":"branch_deletion","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"}},{"before":"0e9f02588bcff7b35b6df77b2234d322708fcb37","after":"81867f8279c5031b9300cadf85b83beb6b10cc1a","ref":"refs/heads/centos_fixes","pushedAt":"2024-02-05T17:06:41.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv] Output VCS simulation log to file\n\nThe DV flow is expecting log files to be produced with a particular file\nname, without it the reporting mechanisms do not work correctly. This\nadds VCS log output to a named rather rather than just capturing stdout.","shortMessageHtmlLink":"[dv] Output VCS simulation log to file"}},{"before":"e442578c42a258a1c5b05cbf00c4f29717573e7d","after":"0e9f02588bcff7b35b6df77b2234d322708fcb37","ref":"refs/heads/centos_fixes","pushedAt":"2024-02-05T16:17:19.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv] Output VCS simulation log to file\n\nThe DV flow is expecting log files to be produced with a particular file\nname, without it the reporting mechanisms do not work correctly. This\nadds VCS log output to a named rather rather than just capturing stdout.","shortMessageHtmlLink":"[dv] Output VCS simulation log to file"}},{"before":"9deac676f185f6e792927126c5005cc096e7eade","after":"7886519e799e664e6b390cb1aec95facee86419a","ref":"refs/heads/misc_fixes","pushedAt":"2024-02-05T16:14:28.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"Update benchmarks README to better explain how to try different configs","shortMessageHtmlLink":"Update benchmarks README to better explain how to try different configs"}},{"before":"e0500dcd5648d9ea13d6b91289ee045cca7d644f","after":"9deac676f185f6e792927126c5005cc096e7eade","ref":"refs/heads/misc_fixes","pushedAt":"2024-02-05T16:13:06.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"Update benchmarks README to better explain how to try different configs","shortMessageHtmlLink":"Update benchmarks README to better explain how to try different configs"}},{"before":"f80646434e4966459e8e7591975431ece7357396","after":"5dbb51482dbf1dcd084de3f7ec7da744cc3f6960","ref":"refs/heads/sphinx_version","pushedAt":"2024-01-31T15:52:45.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[doc] Require sphinx version >= 7.0\n\nThe previous ~= 4.2 was failing build on readthedocs","shortMessageHtmlLink":"[doc] Require sphinx version &gt;= 7.0"}},{"before":null,"after":"f80646434e4966459e8e7591975431ece7357396","ref":"refs/heads/sphinx_version","pushedAt":"2024-01-31T15:04:02.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[doc] Require sphinx version >= 7.0\n\nThe previous ~= 4.2 was failing build on readthedocs","shortMessageHtmlLink":"[doc] Require sphinx version &gt;= 7.0"}},{"before":"fd0b102f8a6a45dc1446c5d69960ef36409d8af2","after":"e0500dcd5648d9ea13d6b91289ee045cca7d644f","ref":"refs/heads/misc_fixes","pushedAt":"2024-01-31T11:08:33.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"Update benchmarks README to better explain how to try different configs","shortMessageHtmlLink":"Update benchmarks README to better explain how to try different configs"}},{"before":"949d5e3ca4fb479d1f0de5edc221a64b6eef86dc","after":"72297343c2152641f92f9e2bdbfc3981cefcb6b2","ref":"refs/heads/dv_fixes2","pushedAt":"2023-10-03T13:12:37.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"Update google_riscv-dv to chipsalliance/riscv-dv@71666eb\n\nUpdate code from upstream repository\nhttps://github.com/chipsalliance/riscv-dv to revision\n71666ebacd69266b1abb7cdbad5e1897ce5884e6\n\n* Fixes to support RV32 (Maciej Kurc)\n* Extend CI matrix (Eryk Szpotanski)\n* Add pyflow test (Grzegorz Placzek)\n* Allow the CI to run from any branch and any PR (Maciej Kurc)\n* [pmp] Remove MSECCFG reads from trap handler when Smepmp is disabled\n  (Marno van der Maas)\n\nSigned-off-by: Greg Chadwick <gac@lowrisc.org>","shortMessageHtmlLink":"Update google_riscv-dv to <a class=\"commit-link\" data-hovercard-type=\"commit\" data-hovercard-url=\"https://github.com/chipsalliance/riscv-dv/commit/71666eb/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/commit/71666eb\">chipsalliance/riscv-dv@<tt>71666eb</tt></a>"}},{"before":null,"after":"949d5e3ca4fb479d1f0de5edc221a64b6eef86dc","ref":"refs/heads/dv_fixes2","pushedAt":"2023-10-03T12:24:32.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"Update google_riscv-dv to chipsalliance/riscv-dv@71666eb\n\nUpdate code from upstream repository\nhttps://github.com/chipsalliance/riscv-dv to revision\n71666ebacd69266b1abb7cdbad5e1897ce5884e6\n\n* Fixes to support RV32 (Maciej Kurc)\n* Extend CI matrix (Eryk Szpotanski)\n* Add pyflow test (Grzegorz Placzek)\n* Allow the CI to run from any branch and any PR (Maciej Kurc)\n* [pmp] Remove MSECCFG reads from trap handler when Smepmp is disabled\n  (Marno van der Maas)\n\nSigned-off-by: Greg Chadwick <gac@lowrisc.org>","shortMessageHtmlLink":"Update google_riscv-dv to <a class=\"commit-link\" data-hovercard-type=\"commit\" data-hovercard-url=\"https://github.com/chipsalliance/riscv-dv/commit/71666eb/hovercard\" href=\"https://github.com/chipsalliance/riscv-dv/commit/71666eb\">chipsalliance/riscv-dv@<tt>71666eb</tt></a>"}},{"before":null,"after":"fd0b102f8a6a45dc1446c5d69960ef36409d8af2","ref":"refs/heads/misc_fixes","pushedAt":"2023-09-13T12:44:38.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"Update benchmarks README to better explain how to try different configs","shortMessageHtmlLink":"Update benchmarks README to better explain how to try different configs"}},{"before":"2fb9288627a87e7fff3c1cd29068b201e05069b9","after":"e442578c42a258a1c5b05cbf00c4f29717573e7d","ref":"refs/heads/centos_fixes","pushedAt":"2023-08-03T12:24:55.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv, cov] Fix coverage merging for VCS in DV flow","shortMessageHtmlLink":"[dv, cov] Fix coverage merging for VCS in DV flow"}},{"before":"9c238c4bf8a15f925e9592c35e84d83956297e92","after":"2fb9288627a87e7fff3c1cd29068b201e05069b9","ref":"refs/heads/centos_fixes","pushedAt":"2023-08-03T12:19:58.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv, cov] Fix coverage merging for VCS in DV flow","shortMessageHtmlLink":"[dv, cov] Fix coverage merging for VCS in DV flow"}},{"before":"17f37165bde90b9c260f0f787ff6493a7e6bd405","after":"9c238c4bf8a15f925e9592c35e84d83956297e92","ref":"refs/heads/centos_fixes","pushedAt":"2023-08-03T12:18:07.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv, cov] Fix coverage merging for VCS in DV flow","shortMessageHtmlLink":"[dv, cov] Fix coverage merging for VCS in DV flow"}},{"before":"fd45957f475b8262db4d7ce81bcce275da5651d4","after":"17f37165bde90b9c260f0f787ff6493a7e6bd405","ref":"refs/heads/centos_fixes","pushedAt":"2023-08-03T12:11:56.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv, cov] Fix coverage merging for VCS in DV flow","shortMessageHtmlLink":"[dv, cov] Fix coverage merging for VCS in DV flow"}},{"before":"12698de1715f21888384de8594fb965201f7e8ce","after":"fd45957f475b8262db4d7ce81bcce275da5651d4","ref":"refs/heads/centos_fixes","pushedAt":"2023-08-02T16:56:33.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"Further centos fixes","shortMessageHtmlLink":"Further centos fixes"}},{"before":"a90e245897336b7c31ba3e5d651c96ae6bbe7e6e","after":"12698de1715f21888384de8594fb965201f7e8ce","ref":"refs/heads/centos_fixes","pushedAt":"2023-07-19T17:29:15.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[cosim] Fix sigsegv in ~SpikeCosim","shortMessageHtmlLink":"[cosim] Fix sigsegv in ~SpikeCosim"}},{"before":"457c88786dc2a18d9c3915bb032dfd3d51a654fc","after":"a90e245897336b7c31ba3e5d651c96ae6bbe7e6e","ref":"refs/heads/centos_fixes","pushedAt":"2023-07-19T15:38:53.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[cosim] Fix sigsegv in ~SpikeCosim","shortMessageHtmlLink":"[cosim] Fix sigsegv in ~SpikeCosim"}},{"before":"13a26101325d6f7cbc209de3cef5e0db86ccbc79","after":"457c88786dc2a18d9c3915bb032dfd3d51a654fc","ref":"refs/heads/centos_fixes","pushedAt":"2023-07-19T15:28:13.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[cosim] Fix sigsegv in ~SpikeCosim","shortMessageHtmlLink":"[cosim] Fix sigsegv in ~SpikeCosim"}},{"before":"39ed07a36e57e66306e98e5fcdf4a47d3c970833","after":"13a26101325d6f7cbc209de3cef5e0db86ccbc79","ref":"refs/heads/centos_fixes","pushedAt":"2023-07-19T14:58:50.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[cosim] Fix sigsegv in ~SpikeCosim\n\nThe segmentation fault was seen when using CentOS 7 under Xcelium. Fixed\nby keeping a private copy of the isa_string passed to SpikeCosim\nconstructor. The theory is the string that initially provides it belongs\nto memory allocated by the simulator which has been deallocated but\nsomehow references are still made to it within the isa_parser that cause\nissues during destruction, however the issue wasn't debugged in depth.","shortMessageHtmlLink":"[cosim] Fix sigsegv in ~SpikeCosim"}},{"before":"2e0493c0716b1802e4580e8a5f4f80c503a759ad","after":"39ed07a36e57e66306e98e5fcdf4a47d3c970833","ref":"refs/heads/centos_fixes","pushedAt":"2023-07-19T12:54:11.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv] Skip SVG generation in DV flow if svg module is missing","shortMessageHtmlLink":"[dv] Skip SVG generation in DV flow if svg module is missing"}},{"before":"96d9f5ed91534be2dd8e354fb6ec2462fa5777b7","after":"2e0493c0716b1802e4580e8a5f4f80c503a759ad","ref":"refs/heads/centos_fixes","pushedAt":"2023-07-19T12:01:07.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv] Skip SVG generation in DV flow if svg module is missing","shortMessageHtmlLink":"[dv] Skip SVG generation in DV flow if svg module is missing"}},{"before":null,"after":"96d9f5ed91534be2dd8e354fb6ec2462fa5777b7","ref":"refs/heads/centos_fixes","pushedAt":"2023-07-19T11:42:51.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[dv] Flow modifications for CentOS 7 for testbench compile\n\nFixes two issues observed on CentOS 7 during testbench compile\n - pkg-config doesn't behave properly when it receives multiple flags\n - riscv-fesvr library needs to be included in build","shortMessageHtmlLink":"[dv] Flow modifications for CentOS 7 for testbench compile"}},{"before":"520f6d53c577d03c71f609ec4266be8c9b92334a","after":"db6a1d4c3fe0fbb9daa326809a9713070a247aea","ref":"refs/heads/mstatus_rst_val","pushedAt":"2023-07-04T09:02:09.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[doc] Fix documented mstatus reset value\n\nFixes #2054","shortMessageHtmlLink":"[doc] Fix documented mstatus reset value"}},{"before":"04e8838f9ddcb8bbded3b970a4030eb10a6e3818","after":"520f6d53c577d03c71f609ec4266be8c9b92334a","ref":"refs/heads/mstatus_rst_val","pushedAt":"2023-07-03T16:46:51.000Z","pushType":"force_push","commitsCount":0,"pusher":{"login":"GregAC","name":"Greg Chadwick","path":"/GregAC","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/471032?s=80&v=4"},"commit":{"message":"[doc] Fix documented mstatus reset value\n\nFixes #2054","shortMessageHtmlLink":"[doc] Fix documented mstatus reset value"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEDyMvLwA","startCursor":null,"endCursor":null}},"title":"Activity · GregAC/ibex"}