{"payload":{"header_redesign_enabled":false,"results":[{"id":"49832463","archived":false,"color":"#b2b7f8","followers":6,"has_funding_file":false,"hl_name":"GLADICOS/UART","hl_trunc_description":"This project provide the necessary to run a env test a simple uart verilog using SystemC and running it on icarus verilog","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":49832463,"name":"UART","owner_id":14239845,"owner_login":"GLADICOS","updated_at":"2022-09-27T14:25:06.815Z","has_issues":false}},"sponsorable":false,"topics":["uart","icarus-verilog","systemc","gtkwave","systemc-model","uart-verilog","dut"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":62,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AGLADICOS%252FUART%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/GLADICOS/UART/star":{"post":"mM4txlprZvk9MHUBnhV1S5eqcxf4vE7THHpz4Zt4FjL09t90nOotKeI1a17PDd8cZuHI6IKNcaK9dHr19L43Nw"},"/GLADICOS/UART/unstar":{"post":"BclgiQYrI5sverqdibB_cEhWQnLeOpE_wmW3I5G5-WUzIjXcAImrpsanLeHGenbk2LE4UcaQLpdQfybGE-bt9A"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"jsKvwKGScU7mi3kKmYz8c15LwOdMKnwSeZXB3Ygtz6ZfQYQWNxxsniu9c-E4zOnJ9jfUBw0IVKUBEbT5O4_GsA"}}},"title":"Repository search results"}