{"payload":{"header_redesign_enabled":false,"results":[{"id":"9062266","archived":false,"color":"#b2b7f8","followers":920,"has_funding_file":false,"hl_name":"EttusResearch/uhd","hl_trunc_description":"The USRP™ Hardware Driver Repository","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":9062266,"name":"uhd","owner_id":125709,"owner_login":"EttusResearch","updated_at":"2024-04-29T07:32:01.060Z","has_issues":true}},"sponsorable":false,"topics":["fpga","driver","sdr","usrp","uhd"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":66,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AEttusResearch%252Fuhd%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/EttusResearch/uhd/star":{"post":"g2lsjTH09O8H13uGHQEIDh6cv25B6x9JAPf2U4Bn45jLoTAR8xV482FzZx84yX9aZHMIzYBd9AsHfqZxCCY1xQ"},"/EttusResearch/uhd/unstar":{"post":"mopMEj0WvZb-5nikM1kcY-U52wkLBnWuMBy2iG9A66NF7_Z_sNsnVnKrH_2VUvejqxdN1o6BdGYX4ooMt4EDwg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"e_SSgLy62-Fx8EeM6VTHhOOYvO0MiHc0ToJS5Hpo6ob9f9rNuHJ5vx-siW5v3JlUUbyz_7rPoRjVh8xQ3lwuvw"}}},"title":"Repository search results"}